[{"id":1768209,"web_url":"http://patchwork.ozlabs.org/comment/1768209/","msgid":"<26D9FDECA4FBDD4AADA65D8E2FC68A4A10EAA2B7@ORSMSX104.amr.corp.intel.com>","list_archive_url":null,"date":"2017-09-13T21:44:04","subject":"Re: [Intel-wired-lan] [RFC PATCH v3 2/6] i40e: Add macro for PF\n\treset\tbit","submitter":{"id":66945,"url":"http://patchwork.ozlabs.org/api/people/66945/","name":"Bowers, AndrewX","email":"andrewx.bowers@intel.com"},"content":"> -----Original Message-----\n> From: Intel-wired-lan [mailto:intel-wired-lan-bounces@osuosl.org] On\n> Behalf Of Amritha Nambiar\n> Sent: Thursday, September 7, 2017 4:00 AM\n> To: intel-wired-lan@lists.osuosl.org; Kirsher, Jeffrey T\n> \n> Cc: netdev@vger.kernel.org\n> Subject: [Intel-wired-lan] [RFC PATCH v3 2/6] i40e: Add macro for PF reset bit\n> \n> Introduce a macro for the bit setting the PF reset flag and update its usages.\n> This makes it easier to use this flag in functions to be introduced in future\n> without encountering checkpatch issues related to alignment and line over\n> 80 characters.\n> \n> Signed-off-by: Amritha Nambiar \n> ---\n> drivers/net/ethernet/intel/i40e/i40e.h | 2 ++\n> drivers/net/ethernet/intel/i40e/i40e_debugfs.c | 3 +--\n> drivers/net/ethernet/intel/i40e/i40e_main.c | 9 ++++-----\n> drivers/net/ethernet/intel/i40e/i40e_virtchnl_pf.c | 5 ++---\n> 4 files changed, 9 insertions(+), 10 deletions(-)\n\nTested-by: Andrew Bowers ","headers":{"Return-Path":"","X-Original-To":["incoming@patchwork.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Delivered-To":["patchwork-incoming@bilbo.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Authentication-Results":"ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=osuosl.org\n\t(client-ip=140.211.166.137; helo=fraxinus.osuosl.org;\n\tenvelope-from=intel-wired-lan-bounces@osuosl.org;\n\treceiver=)","Received":["from fraxinus.osuosl.org (smtp4.osuosl.org [140.211.166.137])\n\t(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xswCv2BYYz9s81\n\tfor ;\n\tThu, 14 Sep 2017 07:44:11 +1000 (AEST)","from localhost (localhost [127.0.0.1])\n\tby fraxinus.osuosl.org (Postfix) with ESMTP id CFF2488A2C;\n\tWed, 13 Sep 2017 21:44:09 +0000 (UTC)","from fraxinus.osuosl.org ([127.0.0.1])\n\tby localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id hgYt9vMJcUAG; Wed, 13 Sep 2017 21:44:08 +0000 (UTC)","from ash.osuosl.org (ash.osuosl.org [140.211.166.34])\n\tby fraxinus.osuosl.org (Postfix) with ESMTP id 0F24388A24;\n\tWed, 13 Sep 2017 21:44:08 +0000 (UTC)","from fraxinus.osuosl.org (smtp4.osuosl.org [140.211.166.137])\n\tby ash.osuosl.org (Postfix) with ESMTP id 278CE1C3EBC\n\tfor ;\n\tWed, 13 Sep 2017 21:44:07 +0000 (UTC)","from localhost (localhost [127.0.0.1])\n\tby fraxinus.osuosl.org (Postfix) with ESMTP id 6DDD388A38\n\tfor ;\n\tWed, 13 Sep 2017 21:44:06 +0000 (UTC)","from fraxinus.osuosl.org ([127.0.0.1])\n\tby localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024)\n\twith ESMTP id kdZJKLzb7Luv for ;\n\tWed, 13 Sep 2017 21:44:05 +0000 (UTC)","from mga02.intel.com (mga02.intel.com [134.134.136.20])\n\tby fraxinus.osuosl.org (Postfix) with ESMTPS id 4C2EA88868\n\tfor ;\n\tWed, 13 Sep 2017 21:44:05 +0000 (UTC)","from orsmga001.jf.intel.com ([10.7.209.18])\n\tby orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n\t13 Sep 2017 14:44:04 -0700","from orsmsx105.amr.corp.intel.com ([10.22.225.132])\n\tby orsmga001.jf.intel.com with ESMTP; 13 Sep 2017 14:44:04 -0700","from orsmsx114.amr.corp.intel.com (10.22.240.10) by\n\tORSMSX105.amr.corp.intel.com (10.22.225.132) with Microsoft SMTP\n\tServer (TLS) id 14.3.319.2; Wed, 13 Sep 2017 14:44:04 -0700","from orsmsx104.amr.corp.intel.com ([169.254.4.142]) by\n\tORSMSX114.amr.corp.intel.com ([169.254.8.209]) with mapi id\n\t14.03.0319.002; Wed, 13 Sep 2017 14:44:03 -0700"],"X-Virus-Scanned":["amavisd-new at osuosl.org","amavisd-new at osuosl.org"],"X-Greylist":"domain auto-whitelisted by SQLgrey-1.7.6","X-ExtLoop1":"1","X-IronPort-AV":"E=Sophos; i=\"5.42,389,1500966000\"; d=\"scan'208\";\n\ta=\"1171982163\"","From":"\"Bowers, AndrewX\" ","To":"\"intel-wired-lan@lists.osuosl.org\" ","Thread-Topic":"[Intel-wired-lan] [RFC PATCH v3 2/6] i40e: Add macro for PF\n\treset\tbit","Thread-Index":"AQHTJ8izAkYDs+f4GUyrXurHvHFj36KzYyyA","Date":"Wed, 13 Sep 2017 21:44:04 +0000","Message-ID":"<26D9FDECA4FBDD4AADA65D8E2FC68A4A10EAA2B7@ORSMSX104.amr.corp.intel.com>","References":"<150478158684.24662.17975701233699487888.stgit@anamdev.jf.intel.com>\n\t<150478201163.24662.6473874525961508125.stgit@anamdev.jf.intel.com>","In-Reply-To":"<150478201163.24662.6473874525961508125.stgit@anamdev.jf.intel.com>","Accept-Language":"en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","x-titus-metadata-40":"eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiZWE1NGY2ZjMtNGMxNC00Nzk5LTg3Y2MtYTVmNWU0YThiZDZhIiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX0lDIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE2LjUuOS4zIiwiVHJ1c3RlZExhYmVsSGFzaCI6IkhCSFBIeHhKcUVRdFFGWVpXbzBLOVNNK2swb2FSOENncGpWXC96M2JOY09BPSJ9","x-ctpclassification":"CTP_IC","dlp-product":"dlpe-windows","dlp-version":"11.0.0.116","dlp-reaction":"no-action","x-originating-ip":"[10.22.254.138]","MIME-Version":"1.0","Subject":"Re: [Intel-wired-lan] [RFC PATCH v3 2/6] i40e: Add macro for PF\n\treset\tbit","X-BeenThere":"intel-wired-lan@osuosl.org","X-Mailman-Version":"2.1.18-1","Precedence":"list","List-Id":"Intel Wired Ethernet Linux Kernel Driver Development\n\t","List-Unsubscribe":", \n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":", \n\t","Content-Type":"text/plain; charset=\"us-ascii\"","Content-Transfer-Encoding":"7bit","Errors-To":"intel-wired-lan-bounces@osuosl.org","Sender":"\"Intel-wired-lan\" "}}]