[{"id":1765714,"web_url":"http://patchwork.ozlabs.org/comment/1765714/","msgid":"<CAPnjgZ1OfF44J_We7K_WsYgV967G1NiOEUY8-Qscj2dOjiOnZA@mail.gmail.com>","list_archive_url":null,"date":"2017-09-09T04:51:59","subject":"Re: [U-Boot] [PATCH v5 1/1] mmc: Add MMC support for stm32h7 Socs","submitter":{"id":6170,"url":"http://patchwork.ozlabs.org/api/people/6170/","name":"Simon Glass","email":"sjg@chromium.org"},"content":"On 4 September 2017 at 09:56,  <patrice.chotard@st.com> wrote:\n> From: Patrice Chotard <patrice.chotard@st.com>\n>\n> This patch adds SD/MMC support for STM32H7 SoCs.\n>\n> Here is an extraction of SDMMC main features, embedded in\n> STM32H7 SoCs.\n> The SD/MMC block include the following:\n>  _ Full compliance with MultiMediaCard System Specification\n>    Version 4.51. Card support for three different databus modes:\n>    1-bit (default), 4-bit and 8-bit.\n>  _ Full compatibility with previous versions of MultiMediaCards\n>    (backward compatibility).\n>  _ Full compliance with SD memory card specifications version 4.1.\n>    (SDR104 SDMMC_CK speed limited to maximum allowed IO speed,\n>     SPI mode and UHS-II mode not supported).\n>  _ Full compliance with SDIO card specification version 4.0.\n>    Card support for two different databus modes: 1-bit (default)\n>    and 4-bit. (SDR104 SDMMC_CK speed limited to maximum allowed IO\n>    speed, SPI mode and UHS-II mode not supported).\n>  _ Data transfer up to 208 Mbyte/s for the 8 bit mode.\n>    (depending maximum allowed IO speed).\n>  _ Data and command output enable signals to control external\n>    bidirectional drivers.\n>\n> The current version of the SDMMC supports only one SD/SDIO/MMC card\n> at any one time and a stack of MMC Version 4.51 or previous.\n>\n> Signed-off-by: Christophe Kerello <christophe.kerello@st.com>\n> Signed-off-by: Patrice Chotard <patrice.chotard@st.com>\n> ---\n>\n> v5: _ give a more meaningful name to stm32_sdmmc2_start_cmd() last param\n>     _ use readl_poll_timeout() instead of using while in stm32_sdmmc2_end_cmd()\n> v4: _ replace mmc_create() usage by mmc_bind() callback\n>     _ rename struct stm32_sdmmc2_host to stm32_sdmmc2_priv\n> v3: _ use registers offset instead of registers struct description\n>     _ rename clk_reg_add and pwr_reg_add to respectively clk_reg_msk and pwr_reg_msk\n>     _ don't exit in error if DT bus-width value is not correct, force it to 1\n>       and continue\n> v2: _ add .get_cd() callback support\n>\n>  drivers/mmc/Kconfig        |   8 +\n>  drivers/mmc/Makefile       |   1 +\n>  drivers/mmc/stm32_sdmmc2.c | 608 +++++++++++++++++++++++++++++++++++++++++++++\n>  3 files changed, 617 insertions(+)\n>  create mode 100644 drivers/mmc/stm32_sdmmc2.c\n\nReviewed-by: Simon Glass <sjg@chromium.org>","headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=google.com header.i=@google.com\n\theader.b=\"LuDVCcMd\"; \n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=chromium.org header.i=@chromium.org\n\theader.b=\"kxi1jxi0\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xq26w2PhFz9sBZ\n\tfor <incoming@patchwork.ozlabs.org>;\n\tSat,  9 Sep 2017 14:59:52 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid C4C60C21F2D; Sat,  9 Sep 2017 04:56:50 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 03807C21F43;\n\tSat,  9 Sep 2017 04:53:00 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 54639C21E55; Sat,  9 Sep 2017 04:52:21 +0000 (UTC)","from mail-qt0-f172.google.com (mail-qt0-f172.google.com\n\t[209.85.216.172])\n\tby lists.denx.de (Postfix) with ESMTPS id 75CC6C21F1D\n\tfor <u-boot@lists.denx.de>; Sat,  9 Sep 2017 04:52:21 +0000 (UTC)","by mail-qt0-f172.google.com with SMTP id s18so8799695qta.3\n\tfor <u-boot@lists.denx.de>; Fri, 08 Sep 2017 21:52:21 -0700 (PDT)","by 10.200.37.200 with HTTP; Fri, 8 Sep 2017 21:51:59 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-0.0 required=5.0 tests=RCVD_IN_DNSWL_NONE,\n\tRCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL,\n\tT_DKIM_INVALID autolearn=unavailable\n\tautolearn_force=no version=3.4.0","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;\n\ts=20161025; \n\th=mime-version:sender:in-reply-to:references:from:date:message-id\n\t:subject:to:cc;\n\tbh=9xevyK2+MiFVCN24/tb9uQcYOi1K3SAstof17coKyns=;\n\tb=LuDVCcMdDBe6rlOF2CAcXOiVs5p2SurcjhWQEn2DMJDvDxATF5WUZBT03G0NwDmaMr\n\thAQ0LLfMfJ3c3Q7lIiZOSIauy2QPiP5x28ZQkD+n12t2Jz8Mf31m4tUgN+Z75DRg+WCz\n\t8L7KKloBFkHHqDkmIkeQk7jrmug0UY/dR5jAGalSRmm25r7+WzKsN8mJmykLy8Y3jNMe\n\txg1hqC2sttBLUOe2Glx5ZtH7A6UXkeULy12QtzPFwIhu09OMHPTlrjd8K4kKcSeSLYWz\n\tvp0+WxhklHyQa74uoiIV032avmKLVX/G/rUvjxXRgOL3+MBbr3+BqpAxUJaBQ49B1Rx3\n\txzxg==","v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org;\n\ts=google; \n\th=mime-version:sender:in-reply-to:references:from:date:message-id\n\t:subject:to:cc;\n\tbh=9xevyK2+MiFVCN24/tb9uQcYOi1K3SAstof17coKyns=;\n\tb=kxi1jxi0LRtSKE+V79XC+HNXzRQAZZlXP+TtvrTethPLCZmDxMds2AvCOyvua4cLQg\n\tmaVe4cPvdCFtsznMn9tdGO0RubNaAwfS/x2OLzPS57dI9WbCUNZrdmNIFrKnDvt3Y7x5\n\tEj3R4KXktONSVCqGJzDddePgxqrR8zXVKzhlA="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:mime-version:sender:in-reply-to:references:from\n\t:date:message-id:subject:to:cc;\n\tbh=9xevyK2+MiFVCN24/tb9uQcYOi1K3SAstof17coKyns=;\n\tb=TNNufiftRYL4F1+r2CgdbkaWELoLG1KXKzYfmSYbwaqeaUcvU0P2mhEjkhsoSTEHhu\n\tu/5a7xlK9RsKrr+dEm3VrO/+KRGkWBRZJLC2GrdMaTIfRitlbm1Q/YGC5h827eqE0OFq\n\tb7C7zVodnx0GvugFeVal1i4LRjuK/MhpH0zrdUTn0SeVMv3tRlnFtzlsoW/e2tXA3GHu\n\tLcWE+1lBUtSKD63WCUkA1NSplSiYK2eEFj9qd621bUHiZ22astorscFHCugiz8DIaKcQ\n\tLPDzvpwC9CwQoa5GGcO2wgCabq9wFlLJU7WKyRThW8cfQ0XVaWcu4EkN3R/mLTGFXYFF\n\tBt9A==","X-Gm-Message-State":"AHPjjUi2N2pL0xJG503sdms/N7eyjnCWvnjBu0Yj5UQD8AxvNftTHJ7i\n\tUFKeN8U7U7w9M1VYOtAhmI284Y0pUQ6jL/X8t0rgCQ==","X-Google-Smtp-Source":"AOwi7QC3jvCRqdBZII8a5CKpjkXIPLZKNgh4mg8Ua5e+DDFCjhhihx+0ZFUtDFt1I0NNZgWtvcLgMAuRT0EvnHeUUGg=","X-Received":"by 10.237.37.182 with SMTP id x51mr6984030qtc.5.1504932740176;\n\tFri, 08 Sep 2017 21:52:20 -0700 (PDT)","MIME-Version":"1.0","In-Reply-To":"<1504540582-11521-1-git-send-email-patrice.chotard@st.com>","References":"<1504540582-11521-1-git-send-email-patrice.chotard@st.com>","From":"Simon Glass <sjg@chromium.org>","Date":"Fri, 8 Sep 2017 22:51:59 -0600","X-Google-Sender-Auth":"PzhLE-GNp0SLBg64zHWF3zjJvSg","Message-ID":"<CAPnjgZ1OfF44J_We7K_WsYgV967G1NiOEUY8-Qscj2dOjiOnZA@mail.gmail.com>","To":"Patrice Chotard <patrice.chotard@st.com>","Cc":"U-Boot Mailing List <u-boot@lists.denx.de>","Subject":"Re: [U-Boot] [PATCH v5 1/1] mmc: Add MMC support for stm32h7 Socs","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<http://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>"}},{"id":1777342,"web_url":"http://patchwork.ozlabs.org/comment/1777342/","msgid":"<ee52eea6-5186-5918-aa65-8ccfc8e75f95@samsung.com>","list_archive_url":null,"date":"2017-09-29T02:30:38","subject":"Re: [U-Boot] [PATCH v5 1/1] mmc: Add MMC support for stm32h7 Socs","submitter":{"id":8006,"url":"http://patchwork.ozlabs.org/api/people/8006/","name":"Jaehoon Chung","email":"jh80.chung@samsung.com"},"content":"On 09/09/2017 01:51 PM, Simon Glass wrote:\n> On 4 September 2017 at 09:56,  <patrice.chotard@st.com> wrote:\n>> From: Patrice Chotard <patrice.chotard@st.com>\n>>\n>> This patch adds SD/MMC support for STM32H7 SoCs.\n>>\n>> Here is an extraction of SDMMC main features, embedded in\n>> STM32H7 SoCs.\n>> The SD/MMC block include the following:\n>>  _ Full compliance with MultiMediaCard System Specification\n>>    Version 4.51. Card support for three different databus modes:\n>>    1-bit (default), 4-bit and 8-bit.\n>>  _ Full compatibility with previous versions of MultiMediaCards\n>>    (backward compatibility).\n>>  _ Full compliance with SD memory card specifications version 4.1.\n>>    (SDR104 SDMMC_CK speed limited to maximum allowed IO speed,\n>>     SPI mode and UHS-II mode not supported).\n>>  _ Full compliance with SDIO card specification version 4.0.\n>>    Card support for two different databus modes: 1-bit (default)\n>>    and 4-bit. (SDR104 SDMMC_CK speed limited to maximum allowed IO\n>>    speed, SPI mode and UHS-II mode not supported).\n>>  _ Data transfer up to 208 Mbyte/s for the 8 bit mode.\n>>    (depending maximum allowed IO speed).\n>>  _ Data and command output enable signals to control external\n>>    bidirectional drivers.\n>>\n>> The current version of the SDMMC supports only one SD/SDIO/MMC card\n>> at any one time and a stack of MMC Version 4.51 or previous.\n>>\n>> Signed-off-by: Christophe Kerello <christophe.kerello@st.com>\n>> Signed-off-by: Patrice Chotard <patrice.chotard@st.com>\n>> ---\n>>\n>> v5: _ give a more meaningful name to stm32_sdmmc2_start_cmd() last param\n>>     _ use readl_poll_timeout() instead of using while in stm32_sdmmc2_end_cmd()\n>> v4: _ replace mmc_create() usage by mmc_bind() callback\n>>     _ rename struct stm32_sdmmc2_host to stm32_sdmmc2_priv\n>> v3: _ use registers offset instead of registers struct description\n>>     _ rename clk_reg_add and pwr_reg_add to respectively clk_reg_msk and pwr_reg_msk\n>>     _ don't exit in error if DT bus-width value is not correct, force it to 1\n>>       and continue\n>> v2: _ add .get_cd() callback support\n>>\n>>  drivers/mmc/Kconfig        |   8 +\n>>  drivers/mmc/Makefile       |   1 +\n>>  drivers/mmc/stm32_sdmmc2.c | 608 +++++++++++++++++++++++++++++++++++++++++++++\n>>  3 files changed, 617 insertions(+)\n>>  create mode 100644 drivers/mmc/stm32_sdmmc2.c\n> \n> Reviewed-by: Simon Glass <sjg@chromium.org>\n\nApplied to u-boot-mmc. Thanks!\n\nBest Regards,\nJaehoon Chung\n\n> \n> \n>","headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":"ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)","Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3y3Fsn6gT7z9t3R\n\tfor <incoming@patchwork.ozlabs.org>;\n\tFri, 29 Sep 2017 12:30:53 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 76A22C21DA2; Fri, 29 Sep 2017 02:30:48 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 8DB12C21CB1;\n\tFri, 29 Sep 2017 02:30:45 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 51ED1C21CB1; Fri, 29 Sep 2017 02:30:44 +0000 (UTC)","from mailout3.samsung.com (mailout3.samsung.com [203.254.224.33])\n\tby lists.denx.de (Postfix) with ESMTPS id 6EBA9C21C57\n\tfor <u-boot@lists.denx.de>; Fri, 29 Sep 2017 02:30:43 +0000 (UTC)","from epcas1p3.samsung.com (unknown [182.195.41.47])\n\tby mailout3.samsung.com (KnoxPortal) with ESMTP id\n\t20170929023039epoutp03f2796517b752aca46766240b1c01d946~otDqwb-fV1541915419epoutp03i;\n\tFri, 29 Sep 2017 02:30:39 +0000 (GMT)","from epsmges2p4.samsung.com (unknown [182.195.40.68]) by\n\tepcas1p4.samsung.com (KnoxPortal) with ESMTP id\n\t20170929023038epcas1p4c386e3850ab548a4464f82c88e105bdf~otDqQdQD70677806778epcas1p4b;\n\tFri, 29 Sep 2017 02:30:38 +0000 (GMT)","from epcas2p2.samsung.com ( [182.195.41.54]) by\n\tepsmges2p4.samsung.com (Symantec Messaging Gateway) with SMTP id\n\t97.AE.04101.E40BDC95; Fri, 29 Sep 2017 11:30:38 +0900 (KST)","from epsmgms2p2new.samsung.com (unknown [182.195.42.143]) by\n\tepcas2p1.samsung.com (KnoxPortal) with ESMTP id\n\t20170929023038epcas2p10c588532d0b49904fcbff5f81d378b08~otDp8wDCn2551325513epcas2p13;\n\tFri, 29 Sep 2017 02:30:38 +0000 (GMT)","from epmmp2 ( [203.254.227.17]) by epsmgms2p2new.samsung.com\n\t(Symantec Messaging Gateway) with SMTP id 1A.4C.06856.E40BDC95;\n\tFri, 29 Sep 2017 11:30:38 +0900 (KST)","from [10.113.62.216] by mmp2.samsung.com (Oracle Communications\n\tMessaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTPA id\n\t<0OX0005EUSB2DJA0@mmp2.samsung.com>;\n\tFri, 29 Sep 2017 11:30:38 +0900 (KST)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-5.0 required=5.0 tests=RCVD_IN_DNSWL_HI,\n\tSPF_HELO_PASS autolearn=unavailable autolearn_force=no version=3.4.0","X-AuditID":"b6c32a48-c0fff70000001005-04-59cdb04e1f2a","To":"Simon Glass <sjg@chromium.org>, Patrice Chotard <patrice.chotard@st.com>","From":"Jaehoon Chung <jh80.chung@samsung.com>","Message-id":"<ee52eea6-5186-5918-aa65-8ccfc8e75f95@samsung.com>","Date":"Fri, 29 Sep 2017 11:30:38 +0900","User-Agent":"Mozilla/5.0 (X11; Linux i686; rv:52.0) Gecko/20100101\n\tThunderbird/52.2.1","MIME-version":"1.0","In-reply-to":"<CAPnjgZ1OfF44J_We7K_WsYgV967G1NiOEUY8-Qscj2dOjiOnZA@mail.gmail.com>","Content-language":"en-US","X-Brightmail-Tracker":["H4sIAAAAAAAAA02Se0hTcRTH++3ezSkur1PbD6Vc1yQUnXu5TVHLklokYQiRSuhNL2rt4XY3\n\t0YgwVj5W0lOipSZIiqtInZlQ6lJCU1ZYKiVhSr7wBUr5ArW5W+B/33PO55zD93DYCHeV6c/O\n\t1RhIvYZQ4SwPtLU7RBZ+ptGRInz+OloxMLbJVFT2DgFFw5dtpmKlpRUoFtrL3I4ylU+KBlCl\n\t40cbUE6utSNJSCoZk0MSWaSeT2oytVm5muxY/HRy+vH0SJlQFC6KUshxvoZQk7F4QmJS+Ilc\n\tlXMnzs8nVEZnKomgKDwiLkavNRpIfo6WMsTiaSKRWCASygVisVgglVyIFkc6kQwyZ6mkl5E3\n\t6VNQMb2NFoEJLzNgsyEmhWPVYWbgweZibQBWbr8FdLAKYK19hmEG7i5ovnERpQuNABaXv0Lo\n\tYBTA8bphZIfyweJhR30Jc0f7Yonwxi+bC0Kw2wA2vSwDOwUWFgbfrPS4xnKwOGg3LaM7GsWC\n\toWPtp2uQH3YONmzMAprxhmsPRl2MO5YMO7dqXAyChcCZ3/dRWvOg6eb3fzoQ2l4suBZDrI0F\n\tp1cqUNpoAnzYH0zb8YGzPS1utA6AU9YmQPMlAI6sdbDooBTA9+vtTJqSwD7zdQa9YS8s7d50\n\to4dyYGkxl0aUsK/ZjNI6Hn5c+MaiTzQO4NZSO+suOGDZZciyy4RllwnLLhM1ALWCfWQepc4m\n\tKXGeVEARasqoyRZkatXNwPV0oco2YP+U2AUwNsA9OcKDjhQuk8inCtVdALIR3JdTX+dMcbKI\n\twiukXpuuN6pIqgtEOg9+D/H3y9Q6X1hjSBdJo4RSmUwslymc/8bjXGsdPs/FsgkDeZkk80j9\n\t/z4G292/CPhWHXmku/P0mNF6y8M0gofa/mxmnVRxDlYNRhafkgRdFM6myq/ydKXJuiZr3Odq\n\t0eD+9diNWq8YIrOLsh++1F+jm9xTaAtKs57leDOUvl7qggnJvGn6WdTydIBwLmPoUMSq6d2G\n\tbM7C+5D0dQhdHCq3DjxWdgZyk+0rhGfDFI5SOYQoFNFTxF+nYB+cigMAAA==","H4sIAAAAAAAAA+NgFrrJLMWRmVeSWpSXmKPExsVy+t9jQV2/DWcjDe40q1pcfPCX1WLOiauM\n\tFisv/We1+LZlG6PF272d7A6sHrMbLrJ4nL2zg9Hj6Y+9zAHMUVw2Kak5mWWpRfp2CVwZH9tP\n\tMBU8Fa6Y+vw/SwPjE/4uRk4OCQETiTcb3rF0MXJxCAmsY5S4+PMuO4TzgFHiztv7bCBVwgKO\n\tEvuWt7OC2CICPhItjzczgxQxC/QxSpw7spIVouMho8S+7knsIFVsAjoS278dZwKxeQXsJA40\n\tf2IBsVkEVCXO/rjPDGKLCoRJ9Df/ZYaoEZT4MfkeWA2nQLDEtPUPGbsYOYA2qEtMmZILEmYW\n\tEJdobr3JAmHLS2xe85Z5AqPALCTdsxA6ZiHpmIWkYwEjyypGydSC4tz03GKjAqO81HK94sTc\n\t4tK8dL3k/NxNjMAA33ZYq38H4+Ml8YcYBTgYlXh4DRTPRgqxJpYVV+YeYpTgYFYS4V2+DCjE\n\tm5JYWZValB9fVJqTWnyIUZqDRUmclz//WKSQQHpiSWp2ampBahFMlomDU6qB0f7n9/CVbr0T\n\tKxyVkgOCj8/ubb/2TGfK4enWnAYbLNQTQp/4vDtTZ+ffO2fPPaX9G1qT9Grkbsy+H7zTVm4+\n\t26Jcwc57OeXi31pb/iqsnuco1Xzz7ZX7l2d+n7R6guXrCnXRbyaWeifqzewVpoqlXX1ZeM/l\n\tQVTg3gcBF5cd/1QSOEcsyuGClxJLcUaioRZzUXEiAG+SBeNsAgAA"],"X-CMS-MailID":"20170929023038epcas2p10c588532d0b49904fcbff5f81d378b08","X-Msg-Generator":"CA","X-Sender-IP":"182.195.42.143","X-Local-Sender":"=?utf-8?b?7KCV7J6s7ZuIG1RpemVuIFBsYXRmb3JtIExhYihTL1c=?=\n\t=?utf-8?b?7IS87YSwKRvsgrzshLHsoITsnpAbU2VuaW9yIEVuZ2luZWVy?=","X-Global-Sender":"=?utf-8?q?Jaehoon_Chung=1BTizen_Platform_Lab=2E=1BSamsun?=\n\t=?utf-8?q?g_Electronics=1BSenior_Engineer?=","X-Sender-Code":"=?utf-8?q?C10=1BTELE=1BC10V8111?=","CMS-TYPE":"102P","DLP-Filter":"Pass","X-CFilter-Loop":"Reflected","X-CMS-RootMailID":"20170909045224epcas3p33d23b74a89fde0297e119baba0dcdc44","X-RootMTR":"20170909045224epcas3p33d23b74a89fde0297e119baba0dcdc44","References":"<1504540582-11521-1-git-send-email-patrice.chotard@st.com>\n\t<CGME20170909045224epcas3p33d23b74a89fde0297e119baba0dcdc44@epcas3p3.samsung.com>\n\t<CAPnjgZ1OfF44J_We7K_WsYgV967G1NiOEUY8-Qscj2dOjiOnZA@mail.gmail.com>","Cc":"U-Boot Mailing List <u-boot@lists.denx.de>","Subject":"Re: [U-Boot] [PATCH v5 1/1] mmc: Add MMC support for stm32h7 Socs","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<http://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>"}}]