[{"id":1760226,"web_url":"http://patchwork.ozlabs.org/comment/1760226/","msgid":"<20170830144409.qtewwaffwof34hai@flea.lan>","list_archive_url":null,"date":"2017-08-30T14:44:09","subject":"Re: [RESEND PATCH 1/2] arm64: allwinner: a64: add SPI nodes","submitter":{"id":12916,"url":"http://patchwork.ozlabs.org/api/people/12916/","name":"Maxime Ripard","email":"maxime.ripard@free-electrons.com"},"content":"Hi Stefan,\n\nOn Tue, Aug 29, 2017 at 10:26:51PM +0200, Stefan Brüns wrote:\n> The A64 SPI controllers are register compatible to the h3/h5 SPI\n> controllers.\n> \n> The A64 has two SPI controllers, each with a single chip select.\n> The handles for the DMA channels (23/24 for SPI0/SPI1) are omitted,\n> as the A64 DMA controller node is currently missing.\n> \n> Signed-off-by: Stefan Brüns <stefan.bruens@rwth-aachen.de>\n> ---\n>  arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 40 +++++++++++++++++++++++++++\n>  1 file changed, 40 insertions(+)\n> \n> diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi\n> index bd0f33b77f57..373cd14f0206 100644\n> --- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi\n> +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi\n> @@ -325,6 +325,16 @@\n>  \t\t\t\tdrive-strength = <40>;\n>  \t\t\t};\n>  \n> +\t\t\tspi0_pins: spi0 {\n> +\t\t\t\tpins = \"PC0\", \"PC1\", \"PC2\", \"PC3\";\n> +\t\t\t\tfunction = \"spi0\";\n> +\t\t\t};\n> +\n> +\t\t\tspi1_pins: spi1 {\n> +\t\t\t\tpins = \"PD0\", \"PD1\", \"PD2\", \"PD3\";\n> +\t\t\t\tfunction = \"spi1\";\n> +\t\t\t};\n> +\n>  \t\t\tuart0_pins_a: uart0@0 {\n>  \t\t\t\tpins = \"PB8\", \"PB9\";\n>  \t\t\t\tfunction = \"uart0\";\n> @@ -527,5 +537,35 @@\n>  \t\t\t#address-cells = <1>;\n>  \t\t\t#size-cells = <0>;\n>  \t\t};\n> +\n> +\t\tspi0: spi@01c68000 {\n> +\t\t\tcompatible = \"allwinner,sun8i-h3-spi\";\n> +\t\t\treg = <0x01c68000 0x1000>;\n> +\t\t\tinterrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;\n> +\t\t\tclocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_SPI0>;\n> +\t\t\tclock-names = \"ahb\", \"mod\";\n> +\t\t\tpinctrl-names = \"default\";\n> +\t\t\tpinctrl-0 = <&spi0_pins>;\n> +\t\t\tresets = <&ccu RST_BUS_SPI0>;\n> +\t\t\tstatus = \"disabled\";\n> +\t\t\tnum-cs = <1>;\n> +\t\t\t#address-cells = <1>;\n> +\t\t\t#size-cells = <0>;\n> +\t\t};\n> +\n> +\t\tspi1: spi@01c69000 {\n> +\t\t\tcompatible = \"allwinner,sun8i-h3-spi\";\n> +\t\t\treg = <0x01c69000 0x1000>;\n> +\t\t\tinterrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;\n> +\t\t\tclocks = <&ccu CLK_BUS_SPI1>, <&ccu CLK_SPI1>;\n> +\t\t\tclock-names = \"ahb\", \"mod\";\n> +\t\t\tpinctrl-names = \"default\";\n> +\t\t\tpinctrl-0 = <&spi1_pins>;\n> +\t\t\tresets = <&ccu RST_BUS_SPI1>;\n> +\t\t\tstatus = \"disabled\";\n> +\t\t\tnum-cs = <1>;\n> +\t\t\t#address-cells = <1>;\n> +\t\t\t#size-cells = <0>;\n> +\t\t};\n\nThose nodes are ordered by ascending physical base address, so they\nbelong a bit above were you placed them.\n\nMaxime","headers":{"Return-Path":"<linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org>","X-Original-To":"incoming-imx@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-imx@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.infradead.org\n\t(client-ip=65.50.211.133; helo=bombadil.infradead.org;\n\tenvelope-from=linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org\n\theader.b=\"HVm0yeyl\"; dkim-atps=neutral"],"Received":["from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xj7ZT1zh0z9sMN\n\tfor <incoming-imx@patchwork.ozlabs.org>;\n\tThu, 31 Aug 2017 00:44:49 +1000 (AEST)","from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dn4EX-00016o-Re; Wed, 30 Aug 2017 14:44:45 +0000","from mail.free-electrons.com ([62.4.15.54])\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dn4ES-00013o-Nf for linux-arm-kernel@lists.infradead.org;\n\tWed, 30 Aug 2017 14:44:42 +0000","by mail.free-electrons.com (Postfix, from userid 110)\n\tid 8552221FC5; Wed, 30 Aug 2017 16:44:18 +0200 (CEST)","from localhost (LStLambert-657-1-97-87.w90-63.abo.wanadoo.fr\n\t[90.63.216.87])\n\tby mail.free-electrons.com (Postfix) with ESMTPSA id 4FA71209CA;\n\tWed, 30 Aug 2017 16:44:08 +0200 (CEST)"],"DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:Content-Type:Cc:\n\tList-Subscribe:List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:\n\tIn-Reply-To:MIME-Version:References:Message-ID:Subject:To:From:Date:Reply-To:\n\tContent-Transfer-Encoding:Content-ID:Content-Description:Resent-Date:\n\tResent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner;\n\tbh=VjRAiqQ3RWvDrXuoXS0+TX21SvWHvnYL0tYbiT6o6ds=;\n\tb=HVm0yeyll/qKlTR1PjmVDRzxX\n\tiJmnk+yIOWqAcPRwa+TJsGnP8uttacp39Uo/wBHv+XNdcTN4WEK7Z2nHIwYDKr0pIQsznXgeJLrRh\n\tWp1hvh4i8xaHF72KPy1pJqrHL5d5dkL8aPa68L0bSzIxjRqtLzpUrKY62TeYHT5CT9IHCKc8V0iTg\n\tNx/Yfx1GCBudJ43ebwApo4uL03hk4Q8M+rmCvPGQ1AJdWy2driKCsBb1VqXmYbcNHBvXQYrDrfaly\n\tzb3E71c5NmuAI09b5Uu9G1wUZ+NbDvD0nAyaKVr8YqFPsUElaRpzYYgH/vZG998P5JoI3KvW5YKG4\n\tdcERtq71Q==;","X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on\n\tmail.free-electrons.com","X-Spam-Level":"","X-Spam-Status":"No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT\n\tshortcircuit=ham autolearn=disabled version=3.4.0","Date":"Wed, 30 Aug 2017 16:44:09 +0200","From":"Maxime Ripard <maxime.ripard@free-electrons.com>","To":"Stefan =?iso-8859-1?q?Br=FCns?= <stefan.bruens@rwth-aachen.de>","Subject":"Re: [RESEND PATCH 1/2] arm64: allwinner: a64: add SPI nodes","Message-ID":"<20170830144409.qtewwaffwof34hai@flea.lan>","References":"<20170829202652.5476-1-stefan.bruens@rwth-aachen.de>\n\t<20170829202652.5476-2-stefan.bruens@rwth-aachen.de>","MIME-Version":"1.0","In-Reply-To":"<20170829202652.5476-2-stefan.bruens@rwth-aachen.de>","User-Agent":"NeoMutt/20170714 (1.8.3)","X-CRM114-Version":"20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ","X-CRM114-CacheID":"sfid-20170830_074441_138178_D5D696D4 ","X-CRM114-Status":"GOOD (  13.83  )","X-Spam-Score":"-1.9 (-)","X-Spam-Report":"SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details:   (-1.9 points)\n\tpts rule name              description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-0.0 SPF_PASS               SPF: sender matches SPF record\n\t-0.0 RP_MATCHES_RCVD Envelope sender domain matches handover relay\n\tdomain\n\t-1.9 BAYES_00               BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]","X-BeenThere":"linux-arm-kernel@lists.infradead.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Unsubscribe":"<http://lists.infradead.org/mailman/options/linux-arm-kernel>,\n\t<mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe>","List-Archive":"<http://lists.infradead.org/pipermail/linux-arm-kernel/>","List-Post":"<mailto:linux-arm-kernel@lists.infradead.org>","List-Help":"<mailto:linux-arm-kernel-request@lists.infradead.org?subject=help>","List-Subscribe":"<http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>,\n\t<mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe>","Cc":"Rob Herring <robh+dt@kernel.org>, linux-sunxi@googlegroups.com,\n\tChen-Yu Tsai <wens@csie.org>, linux-kernel@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org","Content-Type":"multipart/mixed;\n\tboundary=\"===============8182619013427995736==\"","Sender":"\"linux-arm-kernel\" <linux-arm-kernel-bounces@lists.infradead.org>","Errors-To":"linux-arm-kernel-bounces+incoming-imx=patchwork.ozlabs.org@lists.infradead.org","List-Id":"linux-imx-kernel.lists.patchwork.ozlabs.org"}}]