[{"id":3686963,"web_url":"http://patchwork.ozlabs.org/comment/3686963/","msgid":"<afsaF3B52XxzXlkJ@example.com>","list_archive_url":null,"date":"2026-05-06T10:38:15","subject":"Re: [PATCH v2 3/7] include/hw/hyperv: add hv_vp_register_page struct\n definition","submitter":{"id":90753,"url":"http://patchwork.ozlabs.org/api/people/90753/","name":"Magnus Kulke","email":"magnuskulke@linux.microsoft.com"},"content":"On Tue, May 05, 2026 at 09:50:24PM +0300, Doru Blânzeanu wrote:\n> Define the `hv_vp_register_page` structure that the linux kernel uses\n> to allow access to vcpu registers.\n> \n> This structure is going to be used in later patches to access vcpu\n> registers.\n> \n> Signed-off-by: Doru Blânzeanu <dblanzeanu@linux.microsoft.com>\n> ---\n>  include/hw/hyperv/hvgdk.h |   2 +\n>  include/hw/hyperv/hvhdk.h | 105 ++++++++++++++++++++++++++++++++++++++\n>  2 files changed, 107 insertions(+)\n> \n> diff --git a/include/hw/hyperv/hvgdk.h b/include/hw/hyperv/hvgdk.h\n> index 71161f477c..e4be861716 100644\n> --- a/include/hw/hyperv/hvgdk.h\n> +++ b/include/hw/hyperv/hvgdk.h\n> @@ -9,6 +9,8 @@\n>  #ifndef HW_HYPERV_HVGDK_H\n>  #define HW_HYPERV_HVGDK_H\n>  \n> +#include \"hvgdk_mini.h\"\n> +\n>  #define HVGDK_H_VERSION         (25125)\n>  \n>  enum hv_unimplemented_msr_action {\n> diff --git a/include/hw/hyperv/hvhdk.h b/include/hw/hyperv/hvhdk.h\n> index 41af743847..4a3b543893 100644\n> --- a/include/hw/hyperv/hvhdk.h\n> +++ b/include/hw/hyperv/hvhdk.h\n> @@ -9,7 +9,11 @@\n>  #ifndef HW_HYPERV_HVHDK_H\n>  #define HW_HYPERV_HVHDK_H\n>  \n> +#include \"hvgdk.h\"\n> +#include \"hvhdk_mini.h\"\n> +\n>  #define HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_BANKS 1\n> +#define HV_VP_REGISTER_PAGE_MAX_VECTOR_COUNT  7\n>  \n>  struct hv_input_set_partition_property {\n>      uint64_t partition_id;\n> @@ -246,4 +250,105 @@ typedef struct hv_input_register_intercept_result {\n>      union hv_register_intercept_result_parameters parameters;\n>  } QEMU_PACKED hv_input_register_intercept_result;\n>  \n> +/* Flags for dirty mask of hv_vp_register_page */\n> +enum hv_x64_register_class_type {\n> +    HV_X64_REGISTER_CLASS_GENERAL = 0,\n> +    HV_X64_REGISTER_CLASS_IP = 1,\n> +    HV_X64_REGISTER_CLASS_XMM = 2,\n> +    HV_X64_REGISTER_CLASS_SEGMENT = 3,\n> +    HV_X64_REGISTER_CLASS_FLAGS = 4,\n> +};\n> +\n> +union hv_vp_register_page_interrupt_vectors {\n> +    uint64_t as_uint64;\n> +    struct {\n> +        uint8_t vector_count;\n> +        uint8_t vector[HV_VP_REGISTER_PAGE_MAX_VECTOR_COUNT];\n> +    };\n> +};\n> +\n> +struct hv_vp_register_page {\n> +    uint16_t version;\n> +    uint8_t isvalid;\n> +    uint8_t rsvdz;\n> +    uint32_t dirty;\n> +\n> +    union {\n> +        struct {\n> +            /* General purpose registers (HV_X64_REGISTER_CLASS_GENERAL) */\n> +            union {\n> +                struct {\n> +                    uint64_t rax;\n> +                    uint64_t rcx;\n> +                    uint64_t rdx;\n> +                    uint64_t rbx;\n> +                    uint64_t rsp;\n> +                    uint64_t rbp;\n> +                    uint64_t rsi;\n> +                    uint64_t rdi;\n> +                    uint64_t r8;\n> +                    uint64_t r9;\n> +                    uint64_t r10;\n> +                    uint64_t r11;\n> +                    uint64_t r12;\n> +                    uint64_t r13;\n> +                    uint64_t r14;\n> +                    uint64_t r15;\n> +                } QEMU_PACKED;\n> +\n> +                uint64_t gp_registers[16];\n> +            };\n> +            /* Instruction pointer (HV_X64_REGISTER_CLASS_IP) */\n> +            uint64_t rip;\n> +            /* Flags (HV_X64_REGISTER_CLASS_FLAGS) */\n> +            uint64_t rflags;\n> +        } QEMU_PACKED;\n> +\n> +        uint64_t registers[18];\n> +    };\n> +    uint8_t reserved[8];\n> +    /* Volatile XMM registers (HV_X64_REGISTER_CLASS_XMM) */\n> +    union {\n> +        struct {\n> +            struct hv_u128 xmm0;\n> +            struct hv_u128 xmm1;\n> +            struct hv_u128 xmm2;\n> +            struct hv_u128 xmm3;\n> +            struct hv_u128 xmm4;\n> +            struct hv_u128 xmm5;\n> +        } QEMU_PACKED;\n> +\n> +        struct hv_u128 xmm_registers[6];\n> +    };\n> +    /* Segment registers (HV_X64_REGISTER_CLASS_SEGMENT) */\n> +    union {\n> +        struct {\n> +            struct hv_x64_segment_register es;\n> +            struct hv_x64_segment_register cs;\n> +            struct hv_x64_segment_register ss;\n> +            struct hv_x64_segment_register ds;\n> +            struct hv_x64_segment_register fs;\n> +            struct hv_x64_segment_register gs;\n> +        } QEMU_PACKED;\n> +\n> +        struct hv_x64_segment_register segment_registers[6];\n> +    };\n> +    /* Misc. control registers (cannot be set via this interface) */\n> +    uint64_t cr0;\n> +    uint64_t cr3;\n> +    uint64_t cr4;\n> +    uint64_t cr8;\n> +    uint64_t efer;\n> +    uint64_t dr7;\n> +    union hv_x64_pending_interruption_register pending_interruption;\n> +    union hv_x64_interrupt_state_register interrupt_state;\n> +    uint64_t instruction_emulation_hints;\n> +    uint64_t xfem;\n> +\n> +    uint8_t reserved1[0x100];\n> +\n> +    /* Interrupts injected as part of HvCallDispatchVp. */\n> +    union hv_vp_register_page_interrupt_vectors interrupt_vectors;\n> +} QEMU_PACKED;\n> +\n>  #endif /* HW_HYPERV_HVHDK_H */\n> -- \n> 2.53.0\n\nReviewed-by: Magnus Kulke <magnuskulke@linux.microsoft.com>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=linux.microsoft.com header.i=@linux.microsoft.com\n header.a=rsa-sha256 header.s=default header.b=asoa5Dhg;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g9X0g5JdCz1yJV\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 06 May 2026 20:38:27 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wKZe3-00025q-4q; Wed, 06 May 2026 06:38:23 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <magnuskulke@linux.microsoft.com>)\n id 1wKZe2-00025g-8w\n for qemu-devel@nongnu.org; Wed, 06 May 2026 06:38:22 -0400","from linux.microsoft.com ([13.77.154.182])\n by eggs.gnu.org with esmtp (Exim 4.90_1)\n (envelope-from <magnuskulke@linux.microsoft.com>) id 1wKZe0-0003R2-Ls\n for qemu-devel@nongnu.org; Wed, 06 May 2026 06:38:22 -0400","from example.com (unknown [167.220.208.68])\n by linux.microsoft.com (Postfix) with ESMTPSA id 9B12820B7165;\n Wed,  6 May 2026 03:38:15 -0700 (PDT)"],"DKIM-Filter":"OpenDKIM Filter v2.11.0 linux.microsoft.com 9B12820B7165","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.microsoft.com;\n s=default; t=1778063896;\n bh=qyX2+wNJQJ1qYrHEs/ogJIPOCKeGA0SeorxRlYANtEQ=;\n h=Date:From:To:Cc:Subject:References:In-Reply-To:From;\n b=asoa5Dhgr4DpK/cOcW+jio6TkCOF1kY+wupTSz/pdD4kt+BUkTSi6jJXbJTkKJga3\n LV8BtE4GaoBJxYfzbAUdSKiss62pkpxVQaGsM0ljXWw5eLubUR5JEPA++YOI4mPsRK\n FLkGjaoxi2GcIpX2pFzsvFS5P8seDbkXitPtgPcI=","Date":"Wed, 6 May 2026 12:38:15 +0200","From":"Magnus Kulke <magnuskulke@linux.microsoft.com>","To":"Doru =?iso-8859-1?q?Bl=E2nzeanu?= <dblanzeanu@linux.microsoft.com>","Cc":"qemu-devel@nongnu.org, Zhao Liu <zhao1.liu@intel.com>,\n Wei Liu <wei.liu@kernel.org>, Paolo Bonzini <pbonzini@redhat.com>","Subject":"Re: [PATCH v2 3/7] include/hw/hyperv: add hv_vp_register_page struct\n definition","Message-ID":"<afsaF3B52XxzXlkJ@example.com>","References":"<20260505185028.237207-1-dblanzeanu@linux.microsoft.com>\n <20260505185028.237207-4-dblanzeanu@linux.microsoft.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=iso-8859-1","Content-Disposition":"inline","Content-Transfer-Encoding":"8bit","In-Reply-To":"<20260505185028.237207-4-dblanzeanu@linux.microsoft.com>","Received-SPF":"pass client-ip=13.77.154.182;\n envelope-from=magnuskulke@linux.microsoft.com; helo=linux.microsoft.com","X-Spam_score_int":"-19","X-Spam_score":"-2.0","X-Spam_bar":"--","X-Spam_report":"(-2.0 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, RCVD_IN_DNSWL_NONE=-0.0001,\n SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}},{"id":3687791,"web_url":"http://patchwork.ozlabs.org/comment/3687791/","msgid":"<20260507-furry-pheasant-of-wealth-c3b0a6@anirudhrb>","list_archive_url":null,"date":"2026-05-07T13:15:06","subject":"Re: [PATCH v2 3/7] include/hw/hyperv: add hv_vp_register_page struct\n definition","submitter":{"id":78917,"url":"http://patchwork.ozlabs.org/api/people/78917/","name":"Anirudh Rayabharam","email":"anirudh@anirudhrb.com"},"content":"On Tue, May 05, 2026 at 09:50:24PM +0300, Doru Blânzeanu wrote:\n> Define the `hv_vp_register_page` structure that the linux kernel uses\n> to allow access to vcpu registers.\n> \n> This structure is going to be used in later patches to access vcpu\n> registers.\n> \n> Signed-off-by: Doru Blânzeanu <dblanzeanu@linux.microsoft.com>\n> ---\n>  include/hw/hyperv/hvgdk.h |   2 +\n>  include/hw/hyperv/hvhdk.h | 105 ++++++++++++++++++++++++++++++++++++++\n>  2 files changed, 107 insertions(+)\n\nReviewed-by: Anirudh Rayabharam (Microsoft) <anirudh@anirudhrb.com>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n unprotected) header.d=anirudhrb.com header.i=anirudh@anirudhrb.com\n header.a=rsa-sha256 header.s=zoho header.b=y0T/A/UY;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4gBCRY5sc2z1y04\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 07 May 2026 23:15:37 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wKyZb-0006c7-5H; Thu, 07 May 2026 09:15:27 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <anirudh@anirudhrb.com>)\n id 1wKyZZ-0006aQ-Ce\n for qemu-devel@nongnu.org; Thu, 07 May 2026 09:15:25 -0400","from sender4-of-o54.zoho.com ([136.143.188.54])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <anirudh@anirudhrb.com>)\n id 1wKyZX-0004yp-Ve\n for qemu-devel@nongnu.org; Thu, 07 May 2026 09:15:25 -0400","by mx.zohomail.com with SMTPS id 177815971161199.61687882983472;\n Thu, 7 May 2026 06:15:11 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; t=1778159714; cv=none;\n d=zohomail.com; s=zohoarc;\n b=iShMEgGh3Aiqa4h3dfHTCKFnu4tvFS5CoKDFoIv4f+r6oArb8Dlpk4d8madmFJYBuJmHD3lKCqQa9IKGL7aerP/JIbl/HkiZbsf0NHyFgXZO7SJV3FAuXkCJhGcd+zH9Mtxm3lGvKPBaQHe6VbAWi4fPSn/9/hOhWJAPqcjS4Fk=","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com;\n s=zohoarc; t=1778159714;\n h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:Subject:To:To:Message-Id:Reply-To;\n bh=X0MMzOJqdoE0ReSi+1F1lH+NvpaTChkX5g9gjckY/HE=;\n b=mMPSRAGyWi+EN3OTAfjx6PjID3N6Sstiei9cNSOWeYJvUhUMH1xLSQE9snoVuBGB64vx00GdBPG8yf6rSB8wPded6izM7BBL2MCALjUh/3AsYBI914gnhlhoG6ooxT4JmnkkeHSXofF3j/JZmp7F730Q9loyXpJZbrTuzVsuOfM=","ARC-Authentication-Results":"i=1; mx.zohomail.com;\n dkim=pass  header.i=anirudhrb.com;\n spf=pass  smtp.mailfrom=anirudh@anirudhrb.com;\n dmarc=pass header.from=<anirudh@anirudhrb.com>","DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1778159714;\n s=zoho; d=anirudhrb.com; i=anirudh@anirudhrb.com;\n h=Date:Date:From:From:To:To:Cc:Cc:Subject:Subject:Message-ID:References:MIME-Version:Content-Type:Content-Transfer-Encoding:In-Reply-To:Message-Id:Reply-To;\n bh=X0MMzOJqdoE0ReSi+1F1lH+NvpaTChkX5g9gjckY/HE=;\n b=y0T/A/UYfjIpBIqdEqxK0t5Cvo7jsBwyxAwdXbABm5k9ILgnOpSxl0+VKgXnOaZO\n 33VICBbqc0JsEWxMLmpBXDjVzozUpQrXJ4RHn3Dqmqd2PsAXtm5nx6/OY0vghBUq9fd\n 3spSuelGRqqjHwFsOksg9P7J9jTopHe3IG1kqRh0=","Date":"Thu, 7 May 2026 13:15:06 +0000","From":"Anirudh Rayabharam <anirudh@anirudhrb.com>","To":"Doru =?iso-8859-1?q?Bl=E2nzeanu?= <dblanzeanu@linux.microsoft.com>","Cc":"qemu-devel@nongnu.org, Magnus Kulke <magnuskulke@linux.microsoft.com>,\n Zhao Liu <zhao1.liu@intel.com>, Wei Liu <wei.liu@kernel.org>,\n Paolo Bonzini <pbonzini@redhat.com>","Subject":"Re: [PATCH v2 3/7] include/hw/hyperv: add hv_vp_register_page struct\n definition","Message-ID":"<20260507-furry-pheasant-of-wealth-c3b0a6@anirudhrb>","References":"<20260505185028.237207-1-dblanzeanu@linux.microsoft.com>\n <20260505185028.237207-4-dblanzeanu@linux.microsoft.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=iso-8859-1","Content-Disposition":"inline","Content-Transfer-Encoding":"8bit","In-Reply-To":"<20260505185028.237207-4-dblanzeanu@linux.microsoft.com>","X-ZohoMailClient":"External","Received-SPF":"pass client-ip=136.143.188.54;\n envelope-from=anirudh@anirudhrb.com; helo=sender4-of-o54.zoho.com","X-Spam_score_int":"-16","X-Spam_score":"-1.7","X-Spam_bar":"-","X-Spam_report":"(-1.7 / 5.0 requ) BAYES_00=-1.9, DKIM_INVALID=0.1,\n DKIM_SIGNED=0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=no autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}}]