[{"id":3684515,"web_url":"http://patchwork.ozlabs.org/comment/3684515/","msgid":"<20260430-proud-ammonite-of-gaiety-abaafc@quoll>","list_archive_url":null,"date":"2026-04-30T08:04:14","subject":"Re: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and\n pme interrupts","submitter":{"id":68952,"url":"http://patchwork.ozlabs.org/api/people/68952/","name":"Krzysztof Kozlowski","email":"krzk@kernel.org"},"content":"On Thu, Apr 30, 2026 at 01:09:52PM +0800, Richard Zhu wrote:\n> Add 'intr', 'aer', and 'pme' interrupt entries to the i.MX6Q PCIe binding\n> to support PCIe event-based interrupts for general controller events,\n> Advanced Error Reporting, and Power Management Events respectively.\n> \n> These interrupts are optional for existing variants (imx6q, imx6sx, imx6qp,\n> imx7d, imx8mq, imx8mm, imx8mp) to maintain backward compatibility with\n> existing device trees.\n> \n> For fsl,imx95-pcie, all 5 interrupts (msi, dma, intr, aer, pme) are\n> mandatory due to hardware requirements.\n> \n> This introduces an ABI requirement for fsl,imx95-pcie. The i.MX95 hardware\n> requires dedicated interrupt lines for AER, PME, and general controller\n> events due to its redesigned interrupt architecture. i.MX95 cannot\n> function correctly without explicit interrupt routing for error handling,\n> power management and link event detection.\n\nfsl,imx95-pcie was added more than two years ago, so how it cannot\nfunction correctly? Are you saying that for two years you had here\ncompletely broken code?\n\nIf this wasn't tested for two years, how can we believe anything is\ntested now?\n\nBest regards,\nKrzysztof","headers":{"Return-Path":"\n <linux-pci+bounces-53450-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=hYt0iBLS;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53450-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"hYt0iBLS\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5mt12QZgz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 18:04:41 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id BB3E63020AA3\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 08:04:18 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 05D0638E5EF;\n\tThu, 30 Apr 2026 08:04:18 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id CD6F525A2A4;\n\tThu, 30 Apr 2026 08:04:17 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id D4B95C2BCB3;\n\tThu, 30 Apr 2026 08:04:16 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777536257; cv=none;\n b=E5Dilk7dsKRVGbrNPj5zVTCinFMVj4LxmONR6kbQyKaVpUfftbwBc4D+erQOcEKCOLU6BC3Zkr74ZEF8panAsH1RfHncBKNfKHs/+F7//QsxUWkShQAb1wUdIRlTRx621YYb4uD7KTZcMsnpdeP8A6bkXTfWdeuQlUl9JvaiXV4=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777536257; c=relaxed/simple;\n\tbh=/YKW9Bgtg7TEVcVmic3y5cqQ+hd1ttAg/W7NjZNPROs=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=MXrJkiQX2v/KU4FRGYQ3/p/yBdTkCPsl76Gbx9K/51bnDeXC0F6VX7KKeL0Tr/c4Mjm4yipGlrI6LhU8fL6A5pPNb3PbVSykpi2YAG1a4hay7YFnFBgkqZSwq938AMUFu8SJ/U9/Nzhg5p0vhvr8yzyhhqkrHByw7xHAFdBLATo=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=hYt0iBLS; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1777536257;\n\tbh=/YKW9Bgtg7TEVcVmic3y5cqQ+hd1ttAg/W7NjZNPROs=;\n\th=Date:From:To:Cc:Subject:References:In-Reply-To:From;\n\tb=hYt0iBLSRZ8rOZbYkE1Ds6rZZnZuItlYW/Ux+0iSuJvZLfdZPuI30RVOQeibKRjpj\n\t tvkrAY8kZhBnKhMSrEkGUqBB3+LVaGr4MC/5BXgrA4UxOV6cnMVDeMiq/omyfU1xQg\n\t YGPIFdWKrvJQ/FbhJILEpT4ryXpOQ8YDHOR7AYRP4w2HZNoLW94W0iEGJDcf+g49Ai\n\t X4XPgpbPFu7taGYLabuCVflJ1C0M/dMej4MBpmm1OCOlc4kZDX7RKIxyrO8IIpFu5b\n\t aiNaQ37aY8SO9xGDosunJyXoffj+B8pjs3Skv0gbd5tR8eODNqEWpI32NSSIYVzt+W\n\t 3E9FZGvM4iL9Q==","Date":"Thu, 30 Apr 2026 10:04:14 +0200","From":"Krzysztof Kozlowski <krzk@kernel.org>","To":"Richard Zhu <hongxing.zhu@nxp.com>","Cc":"robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,\n\tbhelgaas@google.com, frank.li@nxp.com, l.stach@pengutronix.de,\n lpieralisi@kernel.org,\n\tkwilczynski@kernel.org, mani@kernel.org, s.hauer@pengutronix.de,\n kernel@pengutronix.de,\n\tfestevam@gmail.com, linux-pci@vger.kernel.org,\n linux-arm-kernel@lists.infradead.org,\n\tdevicetree@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org","Subject":"Re: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and\n pme interrupts","Message-ID":"<20260430-proud-ammonite-of-gaiety-abaafc@quoll>","References":"<20260430050954.3467984-1-hongxing.zhu@nxp.com>\n <20260430050954.3467984-2-hongxing.zhu@nxp.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=utf-8","Content-Disposition":"inline","In-Reply-To":"<20260430050954.3467984-2-hongxing.zhu@nxp.com>"}},{"id":3684535,"web_url":"http://patchwork.ozlabs.org/comment/3684535/","msgid":"<AM0PR04MB52202A13D528B3AE16C3616A8C352@AM0PR04MB5220.eurprd04.prod.outlook.com>","list_archive_url":null,"date":"2026-04-30T08:37:19","subject":"RE: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and\n pme interrupts","submitter":{"id":68324,"url":"http://patchwork.ozlabs.org/api/people/68324/","name":"Hongxing Zhu","email":"hongxing.zhu@nxp.com"},"content":"> -----Original Message-----\n> From: Krzysztof Kozlowski <krzk@kernel.org>\n> Sent: Thursday, April 30, 2026 4:04 PM\n> To: Hongxing Zhu <hongxing.zhu@nxp.com>\n> Cc: robh@kernel.org; krzk+dt@kernel.org; conor+dt@kernel.org;\n> bhelgaas@google.com; Frank Li <frank.li@nxp.com>; l.stach@pengutronix.de;\n> lpieralisi@kernel.org; kwilczynski@kernel.org; mani@kernel.org;\n> s.hauer@pengutronix.de; kernel@pengutronix.de; festevam@gmail.com; linux-\n> pci@vger.kernel.org; linux-arm-kernel@lists.infradead.org;\n> devicetree@vger.kernel.org; imx@lists.linux.dev; linux-kernel@vger.kernel.org\n> Subject: Re: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and pme\n> interrupts\n> \n> On Thu, Apr 30, 2026 at 01:09:52PM +0800, Richard Zhu wrote:\n> > Add 'intr', 'aer', and 'pme' interrupt entries to the i.MX6Q PCIe\n> > binding to support PCIe event-based interrupts for general controller\n> > events, Advanced Error Reporting, and Power Management Events respectively.\n> >\n> > These interrupts are optional for existing variants (imx6q, imx6sx,\n> > imx6qp, imx7d, imx8mq, imx8mm, imx8mp) to maintain backward\n> > compatibility with existing device trees.\n> >\n> > For fsl,imx95-pcie, all 5 interrupts (msi, dma, intr, aer, pme) are\n> > mandatory due to hardware requirements.\n> >\n> > This introduces an ABI requirement for fsl,imx95-pcie. The i.MX95\n> > hardware requires dedicated interrupt lines for AER, PME, and general\n> > controller events due to its redesigned interrupt architecture. i.MX95\n> > cannot function correctly without explicit interrupt routing for error\n> > handling, power management and link event detection.\n> \n> fsl,imx95-pcie was added more than two years ago, so how it cannot function\n> correctly? Are you saying that for two years you had here completely broken\n> code?\n>\n> If this wasn't tested for two years, how can we believe anything is tested now?\nThe basic PCIe functionality has been working since the initial fsl,imx95-pcie\nsupport. However, AER (Advanced Error Reporting) and link up/down detection\nwere not previously enabled. This patch-set adds and verifies support for\nthese advanced features.\n\nBest Regards\nRichard Zhu\n> \n> Best regards,\n> Krzysztof","headers":{"Return-Path":"\n <linux-pci+bounces-53453-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=nxp.com header.i=@nxp.com header.a=rsa-sha256\n header.s=selector1 header.b=WHiZXoZL;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-pci+bounces-53453-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com\n header.b=\"WHiZXoZL\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.107.130.21","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=nxp.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=nxp.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nxp.com;"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5nbt1Qqlz1yGq\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 18:37:30 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 26DB7300668B\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 08:37:26 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 007A33A1E96;\n\tThu, 30 Apr 2026 08:37:25 +0000 (UTC)","from MRWPR03CU001.outbound.protection.outlook.com\n (mail-francesouthazon11011021.outbound.protection.outlook.com\n [40.107.130.21])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C6843FE350;\n\tThu, 30 Apr 2026 08:37:22 +0000 (UTC)","from AM0PR04MB5220.eurprd04.prod.outlook.com (2603:10a6:208:c2::19)\n by DBBPR04MB7706.eurprd04.prod.outlook.com (2603:10a6:10:208::21) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.20; Thu, 30 Apr\n 2026 08:37:20 +0000","from AM0PR04MB5220.eurprd04.prod.outlook.com\n ([fe80::cbbc:93fd:f7b0:76e5]) by AM0PR04MB5220.eurprd04.prod.outlook.com\n ([fe80::cbbc:93fd:f7b0:76e5%4]) with mapi id 15.20.9846.025; Thu, 30 Apr 2026\n 08:37:19 +0000"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777538244; cv=fail;\n b=SXdrzWWtWob9j8x1xmNelmytfSBSOdK7YFS0OSa93PFkVP4qkG+8TcqNuwYW7Ze3b8hTfypnv3/kepuREtxsLyWrAC2XIDxJ9uP5zow/haBesbV7hICGPrSPyL0ErgGGYELoBZZtS8Fgc4RSIpFOYrJw59cIZkHD5hnRpZPR8c0=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=yoMzQvgyEIeXk0SqtCqgHswmKH4oIo+u35egK8yi3B0Li1nf9rWV82G067AP9pRxcNChIIZg4QjDtymOeEfXkBIyMZAm92x2+wILsXEoDLlJRSvpx6+EPRvZ62KBRBPiyMc7RA0Ffq/P1Ft6oi3/f3H7g51TDP9Dd/pUXNXrXBUcgW+fUdr4bZ3jIXohojn8T9VQEco3bK9d3Rd5sD0YEo1gvWSSIM94TbkmQ14R15cqnijB5xLZxlP/skYx8uJZoYU1EBj2Z0FJiUs3KjkKE1K7YyIIhsqKF4manTzX0e4MJmvr9RYWbMLfZs6Tey1gpR1bYa7SAZBVWR6PYf1/NQ=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777538244; c=relaxed/simple;\n\tbh=IWYq0gbhCDCmWd1UbcKPSt4ll1wLEXOttHA0pGmK8/M=;\n\th=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=fJvGedp7xHCwt0qw9gREVsapzV+9fRthELLZLYB6lXorWN3zCMNcKQmLsupfYY9+4lkcO3gli03MxJstVfi2adCACi4M8Vv8ilJFDBG7XJJ8UA4i+7XDrTMwycFlzLnLPoafyvMdjs9fOGAtJHXGIxVEorVC7j5QMBZWhbPnAUA=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=IWYq0gbhCDCmWd1UbcKPSt4ll1wLEXOttHA0pGmK8/M=;\n b=VAWpeijp4BYIwZrHeKn0Okx4lkU3Waffpy176uXRmx4Lg29PNoKftP/PVcpJF0tDzblDLN+K/tdAwKUwpSaoADs4RLzuoFe+Eo3Qt2e3jzTt6+vVu+Bb8FRoonuQaLRxpPJP9+DFJWrgos9JjpOZjSFOa8/ISRpIt9B8TBoteVqOICAtCNoPqMkO8e8vxcKdyYl/sorzMNWOXNUr3RKWFcgrzqPOba+ewt4En4GgOFzm/D3fIXw7bfzIQ7VEcn2jW2BNuK5mfQOIbDEICXbwhN23vUjmwNNLVjNTfijL66rQfmV2bcqo15+APdtaONQZ+W2cQEto+uyE6+lbaxM1vQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=nxp.com;\n spf=pass smtp.mailfrom=nxp.com;\n dkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com\n header.b=WHiZXoZL; arc=fail smtp.client-ip=40.107.130.21","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass\n header.d=nxp.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=IWYq0gbhCDCmWd1UbcKPSt4ll1wLEXOttHA0pGmK8/M=;\n b=WHiZXoZL/nLcPKy5acz6P6TshojBMKvloGYxUQdEhtX51GXvzEdGIgOaRqGx5czYuyxML2LaI4wqXq7W5K+GH0W8n9wBxM9NMvCz/IlocgaatkNNOK6POEq2TxcUU3Nq9A0IZkXHq2P4r/JnMY8nLmwDgqSf/+3f9G0jSNS70wx2nZazXNdOt7Wznyd5/ryu+nZHPJECOF4nMRnvJiqZ6eYrGa6cXu0t0WdmBlrqA7oCoGwQhGZDql4Q1CBA4PDOalrql1dgzzQNmFtIajl4YBM3/+659WbuRpxleXt+Chuqxgk8se2ELGu+6tOMLP6ZsNwbLwbcQyxjcq68MqoDWQ==","From":"Hongxing Zhu <hongxing.zhu@nxp.com>","To":"Krzysztof Kozlowski <krzk@kernel.org>","CC":"\"robh@kernel.org\" <robh@kernel.org>, \"krzk+dt@kernel.org\"\n\t<krzk+dt@kernel.org>, \"conor+dt@kernel.org\" <conor+dt@kernel.org>,\n\t\"bhelgaas@google.com\" <bhelgaas@google.com>, Frank Li <frank.li@nxp.com>,\n\t\"l.stach@pengutronix.de\" <l.stach@pengutronix.de>, \"lpieralisi@kernel.org\"\n\t<lpieralisi@kernel.org>, \"kwilczynski@kernel.org\" <kwilczynski@kernel.org>,\n\t\"mani@kernel.org\" <mani@kernel.org>, \"s.hauer@pengutronix.de\"\n\t<s.hauer@pengutronix.de>, \"kernel@pengutronix.de\" <kernel@pengutronix.de>,\n\t\"festevam@gmail.com\" <festevam@gmail.com>, \"linux-pci@vger.kernel.org\"\n\t<linux-pci@vger.kernel.org>, \"linux-arm-kernel@lists.infradead.org\"\n\t<linux-arm-kernel@lists.infradead.org>, \"devicetree@vger.kernel.org\"\n\t<devicetree@vger.kernel.org>, \"imx@lists.linux.dev\" <imx@lists.linux.dev>,\n\t\"linux-kernel@vger.kernel.org\" <linux-kernel@vger.kernel.org>","Subject":"RE: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and\n pme interrupts","Thread-Topic":"[PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and\n pme interrupts","Thread-Index":"AQHc2F9QG/jCzwBBgk2TKFSsJndBkbX3Px8AgAADjPA=","Date":"Thu, 30 Apr 2026 08:37:19 +0000","Message-ID":"\n <AM0PR04MB52202A13D528B3AE16C3616A8C352@AM0PR04MB5220.eurprd04.prod.outlook.com>","References":"<20260430050954.3467984-1-hongxing.zhu@nxp.com>\n <20260430050954.3467984-2-hongxing.zhu@nxp.com>\n <20260430-proud-ammonite-of-gaiety-abaafc@quoll>","In-Reply-To":"<20260430-proud-ammonite-of-gaiety-abaafc@quoll>","Accept-Language":"en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=nxp.com header.i=@nxp.com header.a=rsa-sha256\n header.s=selector1 header.b=WHiZXoZL;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-pci+bounces-53453-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=nxp.com header.i=@nxp.com\n header.b=\"WHiZXoZL\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.107.130.21","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=nxp.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=nxp.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nxp.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"AM0PR04MB5220:EE_|DBBPR04MB7706:EE_","x-ms-office365-filtering-correlation-id":"44338471-0e2b-4236-4168-08dea693b150","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"\n BCL:0;ARA:13230040|19092799006|366016|1800799024|7416014|376014|38070700021|56012099003|18002099003|22082099003;","x-microsoft-antispam-message-info":"\n hKHPve1sfSXaeaxQTtndEO9O/aVJKKjr9a4980+RgP+ba6LnPK5b9zujtuQzpibrLtnfuEA8S678wlaOYvl5NnY015ocC87/YfFKri42ft0FOJSi4HPHvXOXnUNYO5rR5f4lCSifnDAp77dLBaTPRUslLL9gQN0fbiJAC5qq/FhqwjBhF3P8IPdD2xjaUm7sQGMIpslB76odujwlqevmj1x5ryhHBDLEaUgZcfIGSDcbHAMBe3M4ZeEHCiif5AtQm5psX83yOBo1HkpGn1S3QZgYKKCJdY6FGEy2uu1RcGOb/slyv6GBdX6FyJ9KQAtPrur+mame+Hp3JTGuA8ZOT70WBohMfL6xt22oq4YquP6wlzci/1Wqoeg0Xn8Ba1RGld6MmVJBrzexamjnpuQNtBvIyiUqe2X36YJGCBu3HgREiDuR4JklFxHuy8vcCiutvOqDmh3Od1luVQEojPJBRr0x/0h6V5EYpJv7lb7IWX8ycT4qI7bVVFY2lizIMwtWtWKp7oGKcus4acNFGnriFkB3p6ybVAg0UbqdM1OpG3DfvZxeJsh0zNNQVxNJS2o4MeuT41g9lH6pq61WqKfE7l+H3v2UIlUlNp944/brzlvo9Xv5wUDyhxQKX11ttz5Jq2BDg+0ljr6kJp1cxeQGhjfzqvNletC54o4YHEzJLpN5gbwIhNvw0gXZjR+kIcOxBt85cfYWgof7Q6RMqlkR4UlO035AAKyEnry/Qn9PdyFHabE4tf5+XOauGkigzyhPV2wZnCHZ4ulDAuiQewAnxlg36Hl58/+sxEuk5wmZrwE=","x-forefront-antispam-report":"\n CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM0PR04MB5220.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(19092799006)(366016)(1800799024)(7416014)(376014)(38070700021)(56012099003)(18002099003)(22082099003);DIR:OUT;SFP:1101;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"=?utf-8?q?1/I+BhQ1H9MssX0q1hXZ5pxq4D2c?=\n\t=?utf-8?q?t+pdwn0jm/AnMwZpqb6YPln+dF0MXe+tHw9urSKEWqxKbeInyDoqIzglvoZTMbNZQ?=\n\t=?utf-8?q?P6Xtat/6mMx1/fx6cgDEoR8K8h9FfOpxPt3iYnwe6boHpmVYG7q04blov/UaKlzgJ?=\n\t=?utf-8?q?mkUuXOY8/qY7nf61kcUxrTzUOWlc6LdIFA0BF4doPM2nomyh5+VOJfjFXuz0G4WVs?=\n\t=?utf-8?q?o+I0cmal/VDh6yNAEf6e6lQ0cZtV/JLUDevv+EUOfqRakj5ZDNGDyrjskdndIbKKy?=\n\t=?utf-8?q?78i2ZRLRejNyJqE6Ird7XPLWS9RxUCaiDldppCRdgEckZ66pNB3LbWBJygrYjyPEK?=\n\t=?utf-8?q?wqaAnotsxAPr8N6gzAbSvqwDqtY69D1I97MDFeJZ04lPcMeyFr8dYSqPEHSjv2OhE?=\n\t=?utf-8?q?UWwdhpRrb1gJtoHYs4zbAvSJ8JR4qIkuYSovWZ/uJuoKt04OyT5MJuiU7jer5Er1q?=\n\t=?utf-8?q?M7qArqFpY1f8cYFEKRx8uK2h4QncJrdrXyNrjWg68MRf394SxNKBnQZ0ip5gJ7RkY?=\n\t=?utf-8?q?0g7SwMb7/CQ8SyOMhDKxqPIe+3S7v9KRX+/OSW8uJmWjxcIfvBnsw7xlq3fn4tLqB?=\n\t=?utf-8?q?vFELykzRGZ6wE07hgWiZH1gmYBoDdHtHiTNqHCS8A7YmkDXBPJo8m6g99BylQgN5L?=\n\t=?utf-8?q?IyVKkaeBI+e0i/oo2xkZufVociv/lrw1YL5Vt5xBlyguSRCX68xMtB4rPgsZ4aDIY?=\n\t=?utf-8?q?329nK2eMZXeeK1gqZcd6qJD28GLvOr+87CH/e4aVGl33KvTvqLsYP6up/ubu7kIIZ?=\n\t=?utf-8?q?udBokjqOi9SYXH8MvoxX/MYiwpvRzLIoeSjrg8GELiExD8+HwZfV1b6wi2ef4zTwm?=\n\t=?utf-8?q?E4U/5r7l89sSirL/xixXV0py1JMouUTnKzCBQFi/tFLQ7jjlSmqSMrQzir+KIg+Zf?=\n\t=?utf-8?q?Tb355Nia29C0rHyxlGAiUXnTLMBqj8M30BhTFZUcRR/UFZ15EFVLbSCsjin0ZI8UB?=\n\t=?utf-8?q?yXHpFLM1AAaqiKAfGz4XBtI15dRElCDZVJ9tGEmr8phlVzGqXOB1kZ13QCZrpaDr3?=\n\t=?utf-8?q?s3+S3JRBUFsBZaVIgBiMNB28CBG6t3dpJ4C6u5FqoBybFNv9ff8DhfSqx2A0GNucO?=\n\t=?utf-8?q?Ghh07fJ2Vzk1wZ2pn44hX96FqmFNSIXLtL+wcTLt3aOVCQvRJTkdECczHXGihCNNR?=\n\t=?utf-8?q?uq4WzAAi/Qkel5GR/NnaiOHy9mQVMROq515y3DeCi19N209x+D+7wtYDrRnY9OSq1?=\n\t=?utf-8?q?/beCobepyEO8XQQ/dLepXcSyKIpUbJWHiLJxNAY7mxBXQ+TLqPlH/2bBng1pT8akp?=\n\t=?utf-8?q?0nRIQNzopA+iBi086xYYX2cM3rQ6KkHFQOmPKbyf6hSKvRf1Kje7LOHnXlRPs8HEi?=\n\t=?utf-8?q?LGnyzDFfLdfrSNvdJsT9B2syOmRBXaVIcsFakUCv5WqTklXyJsfWJ04AbaN7GC8ya?=\n\t=?utf-8?q?a1ZIS7evFfWzgyNoTUSivIGY0J2+6e+pZdAenz9KuNUqb9OWJ8dcO7ZOKjXpCpkdS?=\n\t=?utf-8?q?L+8/PF8+0+GCykWpO5UdnmLPb5CU6fwL4Vc/nwYkuNnSc81D++DWDJHx/DYOGmrIa?=\n\t=?utf-8?q?2Taz9AMqRoSm+q9OZNWBNqzfWtuJe0VzKQ1ebdFtFUDDz0C7k+s14wJW/sNGGv4M9?=\n\t=?utf-8?q?fFBpNQsI4YIPZgJw+95vywpL9AiUdB/6tZZiqlj/HIWBQENHYIOGMI4SyURqIP7PR?=\n\t=?utf-8?q?ZIwUz41ddT?=","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","X-OriginatorOrg":"nxp.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"AM0PR04MB5220.eurprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 44338471-0e2b-4236-4168-08dea693b150","X-MS-Exchange-CrossTenant-originalarrivaltime":"30 Apr 2026 08:37:19.7823\n (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"686ea1d3-bc2b-4c6f-a92c-d99c5c301635","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n oMJn1/vHZpKSqk7dxfZomftjgRjSP+QhZoQypZup3qTM87m9sAy1IHxOpuesj6EAnxsY8IVmSCxkxCWoB5JE+w==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DBBPR04MB7706"}},{"id":3684603,"web_url":"http://patchwork.ozlabs.org/comment/3684603/","msgid":"<55258a51-9cdb-451c-be06-74b9b3020cbc@kernel.org>","list_archive_url":null,"date":"2026-04-30T10:48:35","subject":"Re: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and\n pme interrupts","submitter":{"id":68952,"url":"http://patchwork.ozlabs.org/api/people/68952/","name":"Krzysztof Kozlowski","email":"krzk@kernel.org"},"content":"On 30/04/2026 10:37, Hongxing Zhu wrote:\n>> -----Original Message-----\n>> From: Krzysztof Kozlowski <krzk@kernel.org>\n>> Sent: Thursday, April 30, 2026 4:04 PM\n>> To: Hongxing Zhu <hongxing.zhu@nxp.com>\n>> Cc: robh@kernel.org; krzk+dt@kernel.org; conor+dt@kernel.org;\n>> bhelgaas@google.com; Frank Li <frank.li@nxp.com>; l.stach@pengutronix.de;\n>> lpieralisi@kernel.org; kwilczynski@kernel.org; mani@kernel.org;\n>> s.hauer@pengutronix.de; kernel@pengutronix.de; festevam@gmail.com; linux-\n>> pci@vger.kernel.org; linux-arm-kernel@lists.infradead.org;\n>> devicetree@vger.kernel.org; imx@lists.linux.dev; linux-kernel@vger.kernel.org\n>> Subject: Re: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and pme\n>> interrupts\n>>\n>> On Thu, Apr 30, 2026 at 01:09:52PM +0800, Richard Zhu wrote:\n>>> Add 'intr', 'aer', and 'pme' interrupt entries to the i.MX6Q PCIe\n>>> binding to support PCIe event-based interrupts for general controller\n>>> events, Advanced Error Reporting, and Power Management Events respectively.\n>>>\n>>> These interrupts are optional for existing variants (imx6q, imx6sx,\n>>> imx6qp, imx7d, imx8mq, imx8mm, imx8mp) to maintain backward\n>>> compatibility with existing device trees.\n>>>\n>>> For fsl,imx95-pcie, all 5 interrupts (msi, dma, intr, aer, pme) are\n>>> mandatory due to hardware requirements.\n>>>\n>>> This introduces an ABI requirement for fsl,imx95-pcie. The i.MX95\n>>> hardware requires dedicated interrupt lines for AER, PME, and general\n>>> controller events due to its redesigned interrupt architecture. i.MX95\n>>> cannot function correctly without explicit interrupt routing for error\n>>> handling, power management and link event detection.\n>>\n>> fsl,imx95-pcie was added more than two years ago, so how it cannot function\n>> correctly? Are you saying that for two years you had here completely broken\n>> code?\n>>\n>> If this wasn't tested for two years, how can we believe anything is tested now?\n> The basic PCIe functionality has been working since the initial fsl,imx95-pcie\n> support. However, AER (Advanced Error Reporting) and link up/down detection\n> were not previously enabled. This patch-set adds and verifies support for\n> these advanced features.\n> \n\nThat is not what you said in the commit msg.\n\nBest regards,\nKrzysztof","headers":{"Return-Path":"\n <linux-pci+bounces-53458-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=bhOE8ONC;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-53458-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"bhOE8ONC\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5rYc5XHTz1yGq\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 20:50:43 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id DB532300D680\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 10:48:45 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 7EE0F3A4F32;\n\tThu, 30 Apr 2026 10:48:44 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 598DE37E30F;\n\tThu, 30 Apr 2026 10:48:44 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 5FB4DC2BCB3;\n\tThu, 30 Apr 2026 10:48:38 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777546124; cv=none;\n b=QRPWytXthiBARCBrPSz49HcaRdjXfBWA/lQASXtQg2vI2P65MyLpABEbPHuH1/+3AAV6OW11Bu1CgEHBTeynLZd65sywkXc6yB16ccb7/dHau7wiP7iMx/OOTK0fy9oxi3SzEyzRkGWzPY/VRThkfIWmfLe2mC5i4O7GamH3xbw=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777546124; c=relaxed/simple;\n\tbh=dc076GcKD+3U/9fyVv1BpskAGEG1i7yl9xbdLK3+ui4=;\n\th=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:\n\t In-Reply-To:Content-Type;\n b=Il18VQ4VWN2VQYkJUFrkXJim3ieBJfZ+Gnjy+rYZym6xL0uZqMM/SlFBKxFty2zbRTlYrhsi77At6x+ZuHkMr7PGqAOmR/TrkJF1oG61zNvQZIVmaRvprYnYBVusKfHlReyzPNhY+qgwb9scFMc1HWW/XfRGB4hoo83/kDRS8Dk=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=bhOE8ONC; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1777546124;\n\tbh=dc076GcKD+3U/9fyVv1BpskAGEG1i7yl9xbdLK3+ui4=;\n\th=Date:Subject:To:Cc:References:From:In-Reply-To:From;\n\tb=bhOE8ONCopA3SzPX8cjzbA6/fnAzToaFtL9L0JOHgo/t2R64T5Oms9c/JlPOi9akP\n\t hQfxky/GXZ2psuSQtru4Oh828y3X4Bpmxx9vsbl7NY/JUd0lW5n0eAsdKWdMOiv0bv\n\t weG+cHTYed+TzwaRD98FyL50kpM1SyMvNsfp1MoG2VLLlWCOWu5BWqpChLBSoPMRQU\n\t yCncEwpKYuJTWo07+5vJWTYC8/5/iB/KvxYWu4BJtJGVKWerXqf+vhQywt6gmOu1mp\n\t V7FqoKuDEQ6CPZp1lJWD+l8C1kTZQb/hhFfy+ASsacJ14OpvhloTyjxZPkXdFjTmeo\n\t OR+Z9pxi2D5TA==","Message-ID":"<55258a51-9cdb-451c-be06-74b9b3020cbc@kernel.org>","Date":"Thu, 30 Apr 2026 12:48:35 +0200","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH v3 1/3] dt-bindings: PCI: imx6q-pcie: Add intr, aer and\n pme interrupts","To":"Hongxing Zhu <hongxing.zhu@nxp.com>","Cc":"\"robh@kernel.org\" <robh@kernel.org>,\n \"krzk+dt@kernel.org\" <krzk+dt@kernel.org>,\n \"conor+dt@kernel.org\" <conor+dt@kernel.org>,\n \"bhelgaas@google.com\" <bhelgaas@google.com>, Frank Li <frank.li@nxp.com>,\n \"l.stach@pengutronix.de\" <l.stach@pengutronix.de>,\n \"lpieralisi@kernel.org\" <lpieralisi@kernel.org>,\n \"kwilczynski@kernel.org\" <kwilczynski@kernel.org>,\n \"mani@kernel.org\" <mani@kernel.org>,\n \"s.hauer@pengutronix.de\" <s.hauer@pengutronix.de>,\n \"kernel@pengutronix.de\" <kernel@pengutronix.de>,\n \"festevam@gmail.com\" <festevam@gmail.com>,\n \"linux-pci@vger.kernel.org\" <linux-pci@vger.kernel.org>,\n \"linux-arm-kernel@lists.infradead.org\"\n <linux-arm-kernel@lists.infradead.org>,\n \"devicetree@vger.kernel.org\" <devicetree@vger.kernel.org>,\n \"imx@lists.linux.dev\" <imx@lists.linux.dev>,\n \"linux-kernel@vger.kernel.org\" <linux-kernel@vger.kernel.org>","References":"<20260430050954.3467984-1-hongxing.zhu@nxp.com>\n <20260430050954.3467984-2-hongxing.zhu@nxp.com>\n <20260430-proud-ammonite-of-gaiety-abaafc@quoll>\n <AM0PR04MB52202A13D528B3AE16C3616A8C352@AM0PR04MB5220.eurprd04.prod.outlook.com>","From":"Krzysztof Kozlowski <krzk@kernel.org>","Content-Language":"en-US","Autocrypt":"addr=krzk@kernel.org; keydata=\n xsFNBFVDQq4BEAC6KeLOfFsAvFMBsrCrJ2bCalhPv5+KQF2PS2+iwZI8BpRZoV+Bd5kWvN79\n cFgcqTTuNHjAvxtUG8pQgGTHAObYs6xeYJtjUH0ZX6ndJ33FJYf5V3yXqqjcZ30FgHzJCFUu\n JMp7PSyMPzpUXfU12yfcRYVEMQrmplNZssmYhiTeVicuOOypWugZKVLGNm0IweVCaZ/DJDIH\n gNbpvVwjcKYrx85m9cBVEBUGaQP6AT7qlVCkrf50v8bofSIyVa2xmubbAwwFA1oxoOusjPIE\n J3iadrwpFvsZjF5uHAKS+7wHLoW9hVzOnLbX6ajk5Hf8Pb1m+VH/E8bPBNNYKkfTtypTDUCj\n NYcd27tjnXfG+SDs/EXNUAIRefCyvaRG7oRYF3Ec+2RgQDRnmmjCjoQNbFrJvJkFHlPeHaeS\n BosGY+XWKydnmsfY7SSnjAzLUGAFhLd/XDVpb1Een2XucPpKvt9ORF+48gy12FA5GduRLhQU\n vK4tU7ojoem/G23PcowM1CwPurC8sAVsQb9KmwTGh7rVz3ks3w/zfGBy3+WmLg++C2Wct6nM\n Pd8/6CBVjEWqD06/RjI2AnjIq5fSEH/BIfXXfC68nMp9BZoy3So4ZsbOlBmtAPvMYX6U8VwD\n TNeBxJu5Ex0Izf1NV9CzC3nNaFUYOY8KfN01X5SExAoVTr09ewARAQABzSVLcnp5c3p0b2Yg\n S296bG93c2tpIDxrcnprQGtlcm5lbC5vcmc+wsGVBBMBCgA/AhsDBgsJCAcDAgYVCAIJCgsE\n FgIDAQIeAQIXgBYhBJvQfg4MUfjVlne3VBuTQ307QWKbBQJoF1BKBQkWlnSaAAoJEBuTQ307\n QWKbHukP/3t4tRp/bvDnxJfmNdNVn0gv9ep3L39IntPalBFwRKytqeQkzAju0whYWg+R/rwp\n +r2I1Fzwt7+PTjsnMFlh1AZxGDmP5MFkzVsMnfX1lGiXhYSOMP97XL6R1QSXxaWOpGNCDaUl\n ajorB0lJDcC0q3xAdwzRConxYVhlgmTrRiD8oLlSCD5baEAt5Zw17UTNDnDGmZQKR0fqLpWy\n 786Lm5OScb7DjEgcA2PRm17st4UQ1kF0rQHokVaotxRM74PPDB8bCsunlghJl1DRK9s1aSuN\n hL1Pv9VD8b4dFNvCo7b4hfAANPU67W40AaaGZ3UAfmw+1MYyo4QuAZGKzaP2ukbdCD/DYnqi\n tJy88XqWtyb4UQWKNoQqGKzlYXdKsldYqrLHGoMvj1UN9XcRtXHST/IaLn72o7j7/h/Ac5EL\n 8lSUVIG4TYn59NyxxAXa07Wi6zjVL1U11fTnFmE29ALYQEXKBI3KUO1A3p4sQWzU7uRmbuxn\n naUmm8RbpMcOfa9JjlXCLmQ5IP7Rr5tYZUCkZz08LIfF8UMXwH7OOEX87Y++EkAB+pzKZNNd\n hwoXulTAgjSy+OiaLtuCys9VdXLZ3Zy314azaCU3BoWgaMV0eAW/+gprWMXQM1lrlzvwlD/k\n whyy9wGf0AEPpLssLVt9VVxNjo6BIkt6d1pMg6mHsUEVzsFNBFVDXDQBEADNkrQYSREUL4D3\n Gws46JEoZ9HEQOKtkrwjrzlw/tCmqVzERRPvz2Xg8n7+HRCrgqnodIYoUh5WsU84N03KlLue\n MNsWLJBvBaubYN4JuJIdRr4dS4oyF1/fQAQPHh8Thpiz0SAZFx6iWKB7Qrz3OrGCjTPcW6ei\n OMheesVS5hxietSmlin+SilmIAPZHx7n242u6kdHOh+/SyLImKn/dh9RzatVpUKbv34eP1wA\n GldWsRxbf3WP9pFNObSzI/Bo3kA89Xx2rO2roC+Gq4LeHvo7ptzcLcrqaHUAcZ3CgFG88CnA\n 6z6lBZn0WyewEcPOPdcUB2Q7D/NiUY+HDiV99rAYPJztjeTrBSTnHeSBPb+qn5ZZGQwIdUW9\n YegxWKvXXHTwB5eMzo/RB6vffwqcnHDoe0q7VgzRRZJwpi6aMIXLfeWZ5Wrwaw2zldFuO4Dt\n 91pFzBSOIpeMtfgb/Pfe/a1WJ/GgaIRIBE+NUqckM+3zJHGmVPqJP/h2Iwv6nw8U+7Yyl6gU\n BLHFTg2hYnLFJI4Xjg+AX1hHFVKmvl3VBHIsBv0oDcsQWXqY+NaFahT0lRPjYtrTa1v3tem/\n JoFzZ4B0p27K+qQCF2R96hVvuEyjzBmdq2esyE6zIqftdo4MOJho8uctOiWbwNNq2U9pPWmu\n 4vXVFBYIGmpyNPYzRm0QPwARAQABwsF8BBgBCgAmAhsMFiEEm9B+DgxR+NWWd7dUG5NDfTtB\n YpsFAmgXUF8FCRaWWyoACgkQG5NDfTtBYptO0w//dlXJs5/42hAXKsk+PDg3wyEFb4NpyA1v\n qmx7SfAzk9Hf6lWwU1O6AbqNMbh6PjEwadKUk1m04S7EjdQLsj/MBSgoQtCT3MDmWUUtHZd5\n RYIPnPq3WVB47GtuO6/u375tsxhtf7vt95QSYJwCB+ZUgo4T+FV4hquZ4AsRkbgavtIzQisg\n Dgv76tnEv3YHV8Jn9mi/Bu0FURF+5kpdMfgo1sq6RXNQ//TVf8yFgRtTUdXxW/qHjlYURrm2\n H4kutobVEIxiyu6m05q3e9eZB/TaMMNVORx+1kM3j7f0rwtEYUFzY1ygQfpcMDPl7pRYoJjB\n dSsm0ZuzDaCwaxg2t8hqQJBzJCezTOIkjHUsWAK+tEbU4Z4SnNpCyM3fBqsgYdJxjyC/tWVT\n AQ18NRLtPw7tK1rdcwCl0GFQHwSwk5pDpz1NH40e6lU+NcXSeiqkDDRkHlftKPV/dV+lQXiu\n jWt87ecuHlpL3uuQ0ZZNWqHgZoQLXoqC2ZV5KrtKWb/jyiFX/sxSrodALf0zf+tfHv0FZWT2\n zHjUqd0t4njD/UOsuIMOQn4Ig0SdivYPfZukb5cdasKJukG1NOpbW7yRNivaCnfZz6dTawXw\n XRIV/KDsHQiyVxKvN73bThKhONkcX2LWuD928tAR6XMM2G5ovxLe09vuOzzfTWQDsm++9UKF a/A=","In-Reply-To":"\n <AM0PR04MB52202A13D528B3AE16C3616A8C352@AM0PR04MB5220.eurprd04.prod.outlook.com>","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"7bit"}}]