[{"id":3683967,"web_url":"http://patchwork.ozlabs.org/comment/3683967/","msgid":"<7b8dde16-83e4-4a66-9ea7-6427b37ced78@nvidia.com>","list_archive_url":null,"date":"2026-04-29T09:53:40","subject":"Re: [PATCH] memory: tegra: Wire up system sleep PM ops","submitter":{"id":66273,"url":"http://patchwork.ozlabs.org/api/people/66273/","name":"Jon Hunter","email":"jonathanh@nvidia.com"},"content":"On 29/04/2026 07:11, Ashish Mhetre wrote:\n> The tegra-mc platform driver does not register any dev_pm_ops, so the\n> the SoC-specific ->resume() is never invoked (e.g. tegra186_mc_resume)\n> on system wake. On Tegra186 and later this means MC client Stream-ID\n> override registers are not reprogrammed.\n> \n> Register a dev_pm_ops on the tegra-mc driver and route the system\n> resume callback into mc->soc->ops->resume() so the existing SID\n> restore path runs again on wake.\n> \n> The MC interrupt mask registers also lose state across SC7, so\n> re-apply them on resume. Factor the existing intmask programming\n> out of tegra_mc_probe() into tegra_mc_setup_intmask() and reuse it\n> from both probe and resume to avoid duplicating the loop.\n> \n> No suspend callback is needed as the resume path reprograms all MC\n> state from the static SoC tables, so there is nothing to save.\n\nTechnically, this appears to be two fixes ...\n\n1. Register the PM ops so that the existing SoC specific resume is\n called.\n2. Reprogram the MC interrupt masks for all SoCs on resume.\n\nSo ideally this should be split. The first part appears to be a fix for \nfe3b082a6eb8 (\"memory: tegra: Add SID override programming for MC \nclients\"). Although the 2nd part is a fix too, it is only applicable \nafter 9f2614510960 (\"memory: tegra: Prepare for supporting multiple \nintmask registers\") so may be a fixes tag is not appropriate here.\n\n\n> Signed-off-by: Ashish Mhetre \n> ---\n> drivers/memory/tegra/mc.c | 46 +++++++++++++++++++++++++++++++++------\n> 1 file changed, 39 insertions(+), 7 deletions(-)\n> \n> diff --git a/drivers/memory/tegra/mc.c b/drivers/memory/tegra/mc.c\n> index d620660da331..cddcefdd16c5 100644\n> --- a/drivers/memory/tegra/mc.c\n> +++ b/drivers/memory/tegra/mc.c\n> @@ -13,6 +13,7 @@\n> #include \n> #include \n> #include \n> +#include \n> #include \n> #include \n> #include \n> @@ -910,6 +911,19 @@ static void tegra_mc_num_channel_enabled(struct tegra_mc *mc)\n> \t}\n> }\n> \n> +static void tegra_mc_setup_intmask(struct tegra_mc *mc)\n> +{\n> +\tunsigned int i;\n> +\n> +\tfor (i = 0; i < mc->soc->num_intmasks; i++) {\n> +\t\tif (mc->soc->num_channels)\n> +\t\t\tmc_ch_writel(mc, MC_BROADCAST_CHANNEL, mc->soc->intmasks[i].mask,\n> +\t\t\t\t mc->soc->intmasks[i].reg);\n> +\t\telse\n> +\t\t\tmc_writel(mc, mc->soc->intmasks[i].mask, mc->soc->intmasks[i].reg);\n> +\t}\n> +}\n> +\n> static int tegra_mc_probe(struct platform_device *pdev)\n> {\n> \tstruct tegra_mc *mc;\n> @@ -970,13 +984,7 @@ static int tegra_mc_probe(struct platform_device *pdev)\n> \t\t\t}\n> \t\t}\n> \n> -\t\tfor (i = 0; i < mc->soc->num_intmasks; i++) {\n> -\t\t\tif (mc->soc->num_channels)\n> -\t\t\t\tmc_ch_writel(mc, MC_BROADCAST_CHANNEL, mc->soc->intmasks[i].mask,\n> -\t\t\t\t\t mc->soc->intmasks[i].reg);\n> -\t\t\telse\n> -\t\t\t\tmc_writel(mc, mc->soc->intmasks[i].mask, mc->soc->intmasks[i].reg);\n> -\t\t}\n> +\t\ttegra_mc_setup_intmask(mc);\n> \t}\n> \n> \tif (mc->soc->reset_ops) {\n> @@ -1010,10 +1018,34 @@ static void tegra_mc_sync_state(struct device *dev)\n> \t\ticc_sync_state(dev);\n> }\n> \n> +static int tegra_mc_resume(struct device *dev)\n> +{\n> +\tstruct tegra_mc *mc = dev_get_drvdata(dev);\n> +\tint err;\n> +\n> +\tif (mc->soc->ops && mc->soc->ops->resume) {\n> +\t\terr = mc->soc->ops->resume(mc);\n> +\t\tif (err)\n> +\t\t\treturn err;\n> +\t}\n> +\n> +\ttegra_mc_setup_intmask(mc);\n> +\n> +\treturn 0;\n> +}\n> +\n> +/*\n> + * No suspend callback is needed because the resume path reinitializes all\n> + * necessary MC register state (SID overrides, interrupt masks) from static\n> + * SoC data tables rather than from saved runtime state.\n> + */\n> +static DEFINE_SIMPLE_DEV_PM_OPS(tegra_mc_pm_ops, NULL, tegra_mc_resume);\n> +\n> static struct platform_driver tegra_mc_driver = {\n> \t.driver = {\n> \t\t.name = \"tegra-mc\",\n> \t\t.of_match_table = tegra_mc_of_match,\n> +\t\t.pm = pm_sleep_ptr(&tegra_mc_pm_ops),\n> \t\t.suppress_bind_attrs = true,\n> \t\t.sync_state = tegra_mc_sync_state,\n> \t},\n\nOtherwise, the change looks fine.\n\nJon","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=rZLFFydU;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14056-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"rZLFFydU\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.48.48","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5CSL6ppDz1yHZ\n\tfor ; Wed, 29 Apr 2026 19:58:58 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 938F6302170C\n\tfor ; Wed, 29 Apr 2026 09:53:50 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 5C03D3A256B;\n\tWed, 29 Apr 2026 09:53:50 +0000 (UTC)","from MW6PR02CU001.outbound.protection.outlook.com\n (mail-westus2azon11012048.outbound.protection.outlook.com [52.101.48.48])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id C06823B47E2;\n\tWed, 29 Apr 2026 09:53:48 +0000 (UTC)","from LV5PR12MB9754.namprd12.prod.outlook.com (2603:10b6:408:305::12)\n by DS0PR12MB7584.namprd12.prod.outlook.com (2603:10b6:8:13b::13) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.19; Wed, 29 Apr\n 2026 09:53:44 +0000","from LV5PR12MB9754.namprd12.prod.outlook.com\n ([fe80::9667:3c95:27d2:73da]) by LV5PR12MB9754.namprd12.prod.outlook.com\n ([fe80::9667:3c95:27d2:73da%7]) with mapi id 15.20.9870.020; Wed, 29 Apr 2026\n 09:53:44 +0000"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777456430; cv=fail;\n b=WxXNzsnFptE7B8BJvZw1NsHTuYj/TSksjPlkDbIM1bVbvExya2apihcF1nxODKcxfXF6hB/NGvasEp0KeWd8M6SSYpK6/R1y9YKEYRg1YQPkN9fmb+47WA7zZaWpJpgxOehaqlLVSrnuk3Rk8uMoGSy/OTyD3LMQsmPv4hRYlMc=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=rynj4KLEhKMNvr5LLUyYrVLjmV3WtYz77n1uZ3F5+B0VKPPbbunNxqFxH24SUg5DPRbVopNOehU2Nyk88/TneqPSbX4hyVSSMkI4/pEVZsgxJL+v9vwU5nxGkmRWPy5RUsi1ORudHub8IANktriTUJVq6BPgzpCgjJP+vO095ziJ4HuLRQwpxfqSXNZMsm7YMs0huxIv3d+zYRXSrOB9U0kyMA1ETGMIbeogvb7PAdILrDVT4Lc538hrwv+VRWkqDgrgq3/r9F6ZlE4LhII8xBgWuoFx8+0oP6rWcLNr1gPHvAojzMygKocZy/pPhxn2eRonPRUbm0DwQ3A/nScEcw=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777456430; c=relaxed/simple;\n\tbh=1hsap66yfE/VpEYoC3WPpEdTnjmpI+7qhmAcm/pbxgI=;\n\th=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=mdGacgYE+JtRWRMLVFw96pKLvUu3yi0ISWlQ5MnT7spNZhS/wCFl78cf6UMRNI1mK/fLkKmCKaPzRHRUw9TvJ9A6j2YaSkdmKoIb7oOjCJwtHx0gI0+3tbU6L61LtCQdrYrpM8jp+oCu1B+K7xaKxE4/upOPJvMbKQknQLPtMI4=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=8WPM4xfGV0RmONVnPqSV/9f04VRzFE6awkJaeblcTGM=;\n b=ZB6PP3SryxJkD7AsruC4p11inuCd4Gd4PcvLaED/aDPtAp3j4hZ1cQxK3fyAJv5WeH++DTAKy367aNODuTuHAmKo9aWd7q8duKUIlZpOlVQ5XKbqwS8HE60UsTyrQrgQmYe3SMnOBv1ZtKL2toaztL3nJVrkezawB7vQOkgCTGYloog3+H0Xu1ohUlhzNA/OVBxeL70fFhp8GON8WhdXXei/Z3ravVsiVIvf/r0UtbvYv39a+4FjDKhtSi/VnTRDawqi/1YOxbe7mJ0c29DY7rGUBlB45NHXMnuk17aMX3kQh82A4J56fafwgJM2gMN8JS/0ftRF99EDAXT0R7PqHA=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=rZLFFydU; arc=fail smtp.client-ip=52.101.48.48","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;\n dkim=pass header.d=nvidia.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=8WPM4xfGV0RmONVnPqSV/9f04VRzFE6awkJaeblcTGM=;\n b=rZLFFydUzqu7cQlK2GDhKCHlpdV/EKHofIhPLiaZEYJswEy8WIFjkk7rWRsECyzk5kaLn4yitqDQIoA86rSADZ2sGyW3EIvf3TS+iIXYYYVPqZOZdnrB7kklhqWoyHl0wdU5okzVyRBQQs+LRy+8RBrj/bLeM52OfslQEWorV/N9l6wQR94DCwi70Opeexs86hfYg1qGR3IVDMuunjNpOGExu+JDwkIhAbd6U8mEznkDXrw1FG+4w7yEzdxMCQZBuWDf25oDf6uwbssgQJH0+o7gRtHOXfU80LpPYqKNciSJcuTU1Oe15Ghvowp6GEPno8t/i8ex/09McT+Vc1xVzw==","Message-ID":"<7b8dde16-83e4-4a66-9ea7-6427b37ced78@nvidia.com>","Date":"Wed, 29 Apr 2026 10:53:40 +0100","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH] memory: tegra: Wire up system sleep PM ops","To":"Ashish Mhetre , krzk@kernel.org,\n thierry.reding@kernel.org","Cc":"ketanp@nvidia.com, linux-kernel@vger.kernel.org,\n linux-tegra@vger.kernel.org","References":"<20260429061122.807346-1-amhetre@nvidia.com>","Content-Language":"en-US","From":"Jon Hunter ","In-Reply-To":"<20260429061122.807346-1-amhetre@nvidia.com>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"7bit","X-ClientProxiedBy":"SJ0PR05CA0051.namprd05.prod.outlook.com\n (2603:10b6:a03:33f::26) To LV5PR12MB9754.namprd12.prod.outlook.com\n (2603:10b6:408:305::12)","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"LV5PR12MB9754:EE_|DS0PR12MB7584:EE_","X-MS-Office365-Filtering-Correlation-Id":"095ae90f-71ce-4ec9-3e32-08dea5d533a3","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|10070799003|366016|1800799024|376014|56012099003|22082099003|18002099003;","X-Microsoft-Antispam-Message-Info":"\n\t1dya1svaVoxQuvvGgruazY38KkbcrhVcGkcsddzCX30K4Cf8i87DV6jJ/w2xsGiqx0AbYOBJLwSOr4t1TudXpz7y2ibpSGsE8KgxlmlFWZSEnt+c8/AAksI1G6RQQvSSytcdgjJO3YA2/zg37ZMT78iN4HcmHiqx52U3GINx3u6GMPUPv9hy8TIto8+81rAl97dDmTkzTdQ8MxIQrC54mSDupDWNTQgo3lRg5oDIG5eAJSLPGvOlQFXAW9sOQKp6Xz7W0zz+VS1nUDUx9OyJ98IfubpfuznE0abwdbHDME1yH00lPeGqeo1+f5Iijf/Z9xtfKbJYzLeu/9RnONTkUNoMA1164VOp9LjWIbVwCRM6qsz4QYVk1Hp8cv/OF1HmCMRj6w0r6XOhJ4aWuJhr0pO5GAvaTDIGwi5q6TMt6WNY8k7o/SEXn5vPCWlnPMp5jNR94jnriGk34PM1rUpTmds6E9rbb6KQoDs+uzoUUYd3s5eMwiSHiuxq/BUAbM+fA/GQUe+yPCUfjMjI1UbyxhQKjhSN5a5nwe73Fn5BQlF6Sh9VOk2aIOEuuL8Aw6cOv9wCe0zDh0TA/2xkJ87c9n7DPNm2HZ6m5iBWi5lnmoJLrR+yciJE/+71pH98bFqwM7rvv5evx7hB1Q9w2Y3irmiEy9pq10AsG2M/UiPdZHiDhu/cnd91UmI/cYSpCf7WB/Lr3Nmw/teGJvz1R4YF7DOiz+EdKDQ2s6PJx6IYzBM=","X-Forefront-Antispam-Report":"\n\tCIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:LV5PR12MB9754.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(10070799003)(366016)(1800799024)(376014)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"2","X-MS-Exchange-AntiSpam-MessageData-0":"=?utf-8?q?3l9HdFAz7ZsMdF2pDZai6NY1RJ4i?=\n\t=?utf-8?q?nhSC2vZQklZTwCr5skhOtPGHwWA38tQ/sWlKTwiTuTuWDnXBquQuDWWKLNtehko5L?=\n\t=?utf-8?q?v3e6lHWNsgVFRAo1Eod+Dm8neLjynab/5Ru1Y5e0xBHKgYJ70WwQUBKFTlhOZSKx6?=\n\t=?utf-8?q?o05tfRRqB/M8GXPj06/mAhlwMOcVyH9aZzOYFUZu2o7mY1/Gek+9H85E9evtO30ir?=\n\t=?utf-8?q?EaZws6Om9/nikqRTJrL+CuVAIWt1/q2xli3qexlCLVpuz5MZ75uBoR186WjgE/ELM?=\n\t=?utf-8?q?+u8JwQNxnQtqZK89OTfgeKutk2IDfvhM5LmXPOf/c0jI6F3QQBK+w5F5Sra3rjC+3?=\n\t=?utf-8?q?dkF3HuAReWcwpMBggjaDIByJEJek9rmFgtV6/7+1Gn4/DUKEsG4mLOq/ReB2tUZMl?=\n\t=?utf-8?q?CzCxz7trvcfM521bMxmHlYCLqs0LXAZlHaDqz99OVLZNThAbSjMfLq+cLnP+O6Qwc?=\n\t=?utf-8?q?LqOMwD1cSzS/ulBLShYbxJ+8IYN6P593EeUOhRhZUMmcA/kDL/UVjTSebDKrlhgnn?=\n\t=?utf-8?q?Q7Kt4qPX2ja6lYBBOOuqgP8/LfzULLuIhmlqTBeFHN6gb24IxrGbT4eMZvpkp4oOh?=\n\t=?utf-8?q?JUFhxJvYjUBIlndzzpEXtwpml6vbp9nFLKrQLDWs4PccIsKgO7X5VL/u+Q8YnRHZ+?=\n\t=?utf-8?q?ioH1xkJa5AnAMuLK0mc7wjH0CJZnkGju1SJblmM4EfSNFXomdZaBq+JQ2TFJmgxL+?=\n\t=?utf-8?q?nmMFNwJ/djj0BWfpGmWnMNfWArQJmEsOSFC6Su00NYRw8PD3n5rKOe+ytJbDW006N?=\n\t=?utf-8?q?ihtD7AgJ58lA079BLwyD9MY6cEC2hfmllti8vTK7bdYsx3UxIHuL2EWO8Jui1lWvz?=\n\t=?utf-8?q?dfgSU/Vif39eILh3RgzKZbJtkciF81ZJUTfRQl7T0dWGJGRGZpVmdZg6MxGC8amw2?=\n\t=?utf-8?q?Gkn6BFUfn6T2LOISczMuSSoGy/SQDwVyXxQNSyXo7ssKwXCPda7ziQXdW8/qKv7OE?=\n\t=?utf-8?q?TsFxufiq03Cyz3F+xYK+Uozo6xx//RIRHCPycZx8k+3Hcs3MqTbFB+N2ziQOw7xO0?=\n\t=?utf-8?q?oYNa04HcBoMyA6wAxPXH6FZQQqVLoPPV34ClECFL/oorEZ2GoNtT5y+KqcPqPj6tw?=\n\t=?utf-8?q?QRqjoY4JKA3zOC1LolnUa56rFIUaHKVF504rlvAEkkfopV/eYomWBstBFeERqA775?=\n\t=?utf-8?q?Ry7VKaVHsHu+m3O4kWUz5hufDEGJjtHxC503g38jtMI9bfPINOeRcnjBvMjYihLCD?=\n\t=?utf-8?q?hfInMQG9dTzphiqE5KgswDdH0xty98zl/stZulslmQDYlpJzbgnsydaTA38yW9+Iy?=\n\t=?utf-8?q?waBSDwM1UWuFJdaCvtG7hwQPZ1B4ilqAiKEefkcudC4V8DLJ5ndzPhqV6DHx54NEi?=\n\t=?utf-8?q?SjUWSucK3jcnn2hbagdEP3d0ogE+u8/QkYK3onmdyz0yMEZ9WM29PSWil9gtv8+63?=\n\t=?utf-8?q?m9zr+U8QcNuQU2EbHgngeBiCecLLvNiQ72RrppN0VZYb14+4zNf01yvXD99E2at1l?=\n\t=?utf-8?q?hoNH1MJCi0TDw0mppXKrt/rddVFfAusQjlpnYwLpjjWQvXiOb2sBTirVTz3yvPbyF?=\n\t=?utf-8?q?VNq6DWflsy/thxexWG44ya5gC57NpVA41Iz5+tmbO436TPGerciJT3GXGqsY/DM3U?=\n\t=?utf-8?q?ThDGyEUJadYefw+vbP/NcVclSBWdIUGTZwHQxHnR5DAMLb/EpVVR/OT5XTPZeviwB?=\n\t=?utf-8?q?TDLYFYSs7LjrzIvLQdU8BIHD5/vZsBlfyfrgdQw6RVgaiYt/FNNgqRuzhmiCvnCEX?=\n\t=?utf-8?q?N88ZFyJEjv9e7nUzM?=","X-MS-Exchange-AntiSpam-MessageData-1":"TS7J95t39l5Hjg==","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 095ae90f-71ce-4ec9-3e32-08dea5d533a3","X-MS-Exchange-CrossTenant-AuthSource":"LV5PR12MB9754.namprd12.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"29 Apr 2026 09:53:44.6831\n (UTC)","X-MS-Exchange-CrossTenant-FromEntityHeader":"Hosted","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-MailboxType":"HOSTED","X-MS-Exchange-CrossTenant-UserPrincipalName":"\n 5SZn+TxoBTaDMTwCvXbYhrdW1p0eIkWV6nTaczlfXJuORlWgLpR6Lw/x9P6WDKK9PyWUgEEiqvroBQBEeUEGSw==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DS0PR12MB7584"}},{"id":3684449,"web_url":"http://patchwork.ozlabs.org/comment/3684449/","msgid":"<145f4318-b8aa-4333-be8d-dd0fd9203fac@nvidia.com>","list_archive_url":null,"date":"2026-04-30T05:33:31","subject":"Re: [PATCH] memory: tegra: Wire up system sleep PM ops","submitter":{"id":75198,"url":"http://patchwork.ozlabs.org/api/people/75198/","name":"Ashish Mhetre","email":"amhetre@nvidia.com"},"content":"On 4/29/2026 3:23 PM, Jon Hunter wrote:\n>\n> On 29/04/2026 07:11, Ashish Mhetre wrote:\n>> The tegra-mc platform driver does not register any dev_pm_ops, so the\n>> the SoC-specific ->resume() is never invoked (e.g. tegra186_mc_resume)\n>> on system wake. On Tegra186 and later this means MC client Stream-ID\n>> override registers are not reprogrammed.\n>>\n>> Register a dev_pm_ops on the tegra-mc driver and route the system\n>> resume callback into mc->soc->ops->resume() so the existing SID\n>> restore path runs again on wake.\n>>\n>> The MC interrupt mask registers also lose state across SC7, so\n>> re-apply them on resume. Factor the existing intmask programming\n>> out of tegra_mc_probe() into tegra_mc_setup_intmask() and reuse it\n>> from both probe and resume to avoid duplicating the loop.\n>>\n>> No suspend callback is needed as the resume path reprograms all MC\n>> state from the static SoC tables, so there is nothing to save.\n>\n> Technically, this appears to be two fixes ...\n>\n> 1. Register the PM ops so that the existing SoC specific resume is\n>    called.\n> 2. Reprogram the MC interrupt masks for all SoCs on resume.\n>\n> So ideally this should be split. The first part appears to be a fix \n> for fe3b082a6eb8 (\"memory: tegra: Add SID override programming for MC \n> clients\"). Although the 2nd part is a fix too, it is only applicable \n> after 9f2614510960 (\"memory: tegra: Prepare for supporting multiple \n> intmask registers\") so may be a fixes tag is not appropriate here.\n>\n>\n\nSure Jon, I'll split the patch in two and resend.\n\n>> Signed-off-by: Ashish Mhetre \n>> ---\n>>   drivers/memory/tegra/mc.c | 46 +++++++++++++++++++++++++++++++++------\n>>   1 file changed, 39 insertions(+), 7 deletions(-)\n>>\n>> diff --git a/drivers/memory/tegra/mc.c b/drivers/memory/tegra/mc.c\n>> index d620660da331..cddcefdd16c5 100644\n>> --- a/drivers/memory/tegra/mc.c\n>> +++ b/drivers/memory/tegra/mc.c\n>> @@ -13,6 +13,7 @@\n>>   #include \n>>   #include \n>>   #include \n>> +#include \n>>   #include \n>>   #include \n>>   #include \n>> @@ -910,6 +911,19 @@ static void tegra_mc_num_channel_enabled(struct \n>> tegra_mc *mc)\n>>       }\n>>   }\n>>   +static void tegra_mc_setup_intmask(struct tegra_mc *mc)\n>> +{\n>> +    unsigned int i;\n>> +\n>> +    for (i = 0; i < mc->soc->num_intmasks; i++) {\n>> +        if (mc->soc->num_channels)\n>> +            mc_ch_writel(mc, MC_BROADCAST_CHANNEL, \n>> mc->soc->intmasks[i].mask,\n>> +                     mc->soc->intmasks[i].reg);\n>> +        else\n>> +            mc_writel(mc, mc->soc->intmasks[i].mask, \n>> mc->soc->intmasks[i].reg);\n>> +    }\n>> +}\n>> +\n>>   static int tegra_mc_probe(struct platform_device *pdev)\n>>   {\n>>       struct tegra_mc *mc;\n>> @@ -970,13 +984,7 @@ static int tegra_mc_probe(struct platform_device \n>> *pdev)\n>>               }\n>>           }\n>>   -        for (i = 0; i < mc->soc->num_intmasks; i++) {\n>> -            if (mc->soc->num_channels)\n>> -                mc_ch_writel(mc, MC_BROADCAST_CHANNEL, \n>> mc->soc->intmasks[i].mask,\n>> -                         mc->soc->intmasks[i].reg);\n>> -            else\n>> -                mc_writel(mc, mc->soc->intmasks[i].mask, \n>> mc->soc->intmasks[i].reg);\n>> -        }\n>> +        tegra_mc_setup_intmask(mc);\n>>       }\n>>         if (mc->soc->reset_ops) {\n>> @@ -1010,10 +1018,34 @@ static void tegra_mc_sync_state(struct device \n>> *dev)\n>>           icc_sync_state(dev);\n>>   }\n>>   +static int tegra_mc_resume(struct device *dev)\n>> +{\n>> +    struct tegra_mc *mc = dev_get_drvdata(dev);\n>> +    int err;\n>> +\n>> +    if (mc->soc->ops && mc->soc->ops->resume) {\n>> +        err = mc->soc->ops->resume(mc);\n>> +        if (err)\n>> +            return err;\n>> +    }\n>> +\n>> +    tegra_mc_setup_intmask(mc);\n>> +\n>> +    return 0;\n>> +}\n>> +\n>> +/*\n>> + * No suspend callback is needed because the resume path \n>> reinitializes all\n>> + * necessary MC register state (SID overrides, interrupt masks) from \n>> static\n>> + * SoC data tables rather than from saved runtime state.\n>> + */\n>> +static DEFINE_SIMPLE_DEV_PM_OPS(tegra_mc_pm_ops, NULL, \n>> tegra_mc_resume);\n>> +\n>>   static struct platform_driver tegra_mc_driver = {\n>>       .driver = {\n>>           .name = \"tegra-mc\",\n>>           .of_match_table = tegra_mc_of_match,\n>> +        .pm = pm_sleep_ptr(&tegra_mc_pm_ops),\n>>           .suppress_bind_attrs = true,\n>>           .sync_state = tegra_mc_sync_state,\n>>       },\n>\n> Otherwise, the change looks fine.\n>\n> Jon","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=i+Qi69a5;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-14065-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"i+Qi69a5\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.194.48","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5jWv5r3xz1yHv\n\tfor ; Thu, 30 Apr 2026 15:33:47 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id E12D63007366\n\tfor ; Thu, 30 Apr 2026 05:33:45 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AA95A2F1FD0;\n\tThu, 30 Apr 2026 05:33:45 +0000 (UTC)","from SN4PR0501CU005.outbound.protection.outlook.com\n (mail-southcentralusazon11011048.outbound.protection.outlook.com\n [40.93.194.48])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id F340354652;\n\tThu, 30 Apr 2026 05:33:43 +0000 (UTC)","from BN5PR12MB9511.namprd12.prod.outlook.com (2603:10b6:408:2a9::14)\n by DM4PR12MB6350.namprd12.prod.outlook.com (2603:10b6:8:a3::17) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.20; Thu, 30 Apr\n 2026 05:33:36 +0000","from BN5PR12MB9511.namprd12.prod.outlook.com\n ([fe80::4d8d:5f91:6c3c:dc8c]) by BN5PR12MB9511.namprd12.prod.outlook.com\n ([fe80::4d8d:5f91:6c3c:dc8c%4]) with mapi id 15.20.9870.013; Thu, 30 Apr 2026\n 05:33:36 +0000"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1777527225; cv=fail;\n b=uGbV5YDkEhlCK2S1xaiIedomAMvdp/WBqoxuOhnh2aUccsywAlU8i/ZoAbdvATssKG1wbyb+f+G5JCNqfE9nYZ9yJHwvV6BgOnshoO919CNtOqq3AAXFLPof/llUrcMcu3WUUYNsNkSvVAvxuY6YdUv9kxRN0npe1RmnOczQqV8=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=u1vsm3O0Vg41PBjKZOFXpRuHuRVr2LGeQVElmhYNtZ1TbY14+bbhIqFoQVs07o5be3boQ1ymoaNs0rYatQEv70NoGCr4ELg/OP9FQIfE9aDF8nUIx7kWyslD3BFninMaHsLh4Kh8cUyttBwRyzi8LC/c0MQJkpFqWtyk2FL2GDIqFUKCXy+TM28plQzDzb7xdaH9H4BXppKYlEaqmMuzaZo5LcmrG9Hj2GW1BZyRtvFeWjCxO7jqWPZnkQ9aILyCKDXK+7gj7IQYFG0XJ9QBIrAUTZtgaxgDd0tLfB1mDY57CXVeNQStYrAeUiyMYydQjeM+wSGSy6VobdwwNrft8w=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1777527225; c=relaxed/simple;\n\tbh=RS2yngAyl/Fhnuz7nPKvVfPDf/I+beD/KbI8C/Ya1EY=;\n\th=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=MWPXZCjm4bIjwBli9tzOjU/ivX+JN2b3Y/HTjJPlZ9LLmhq+wFtVkN5EolZj3Dz4DFQm8sVU8VxKim4N6EhrrQzCy+syAPPRpCzZXIEOH14tfo/4xL+hoNpashNJA2DTu6keAV4lxuCBdXrN/HgYbT7TGBA2o3Z8WUrFO18YoXA=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=gzad1Q3mSNLitYy5IWPW1LNfr20jfG7AkzDYkShNCbE=;\n b=Cqk6E4Q1gmtXbIWCS005di/R4kbIFr5VJ4wcy1p7pU06OeOqQfEyMn7HLG8KgBY7RwQE2WQcWRha+RZswEti45d3kMc9qj21gmddTxY1tfceK6Ldwa/sxjmeJkBA5FfprfdmD1vM4RXs+0M2kiYDXqFKFTjM1lUfb/ZfKbShhfx0r91KDx1mqD//Mdwv5GNFEHZsPsFdUea7YWSvJCUTJaUDeh5Dv3o+lxBEkcw5qq+kzf+0U8KyDV5QpIhZaLATMD7IYxKK+EGVBx2ptRjRfxteFBHuzzeGPrbKbrP4FoiEfVBfNvVI4NlMMKButSRnn/k5a0s9UMgh57Q6erM1gg=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=i+Qi69a5; arc=fail smtp.client-ip=40.93.194.48","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;\n dkim=pass header.d=nvidia.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=gzad1Q3mSNLitYy5IWPW1LNfr20jfG7AkzDYkShNCbE=;\n b=i+Qi69a5SrZz6x7VCaTHubugU4PW6H2dQdy/5edKksZk0uZq5fow9aP4osNr6jEJ+A+qrm0qoQCwq/LbNTOkcUZZmpTJLYia1Tr2H2i+hIKJ6vLNUL12dwTD0AKy2jLjeCuR+HAr4bU2FEInABfgfEO+kKYvFIGIA3XpSPqFmwUem71uz1VQrwAHB32aJ6rBOeXD7bUD4ctzLORVEscmADkmHe7ReKr9L4m0ww4sSPfcIDmnwS6DdJ26l7xFal+MWuDGYNq4ZXBQpyDhFbganZHF4lei4oVq7V2+OWXbSXuNtqTB1fckYuz7g7rw0dzhqtDsZVAolZfImvu/dAWDeg==","Message-ID":"<145f4318-b8aa-4333-be8d-dd0fd9203fac@nvidia.com>","Date":"Thu, 30 Apr 2026 11:03:31 +0530","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH] memory: tegra: Wire up system sleep PM ops","To":"Jon Hunter , krzk@kernel.org,\n thierry.reding@kernel.org","Cc":"ketanp@nvidia.com, linux-kernel@vger.kernel.org,\n linux-tegra@vger.kernel.org","References":"<20260429061122.807346-1-amhetre@nvidia.com>\n <7b8dde16-83e4-4a66-9ea7-6427b37ced78@nvidia.com>","Content-Language":"en-US","From":"Ashish Mhetre ","In-Reply-To":"<7b8dde16-83e4-4a66-9ea7-6427b37ced78@nvidia.com>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"8bit","X-ClientProxiedBy":"BYAPR06CA0011.namprd06.prod.outlook.com\n (2603:10b6:a03:d4::24) To BN5PR12MB9511.namprd12.prod.outlook.com\n (2603:10b6:408:2a9::14)","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"BN5PR12MB9511:EE_|DM4PR12MB6350:EE_","X-MS-Office365-Filtering-Correlation-Id":"100e9205-46e8-4617-621e-08dea67a06a6","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|366016|376014|1800799024|18002099003|56012099003|22082099003;","X-Microsoft-Antispam-Message-Info":"\n\tRvmXK1XtWIRVXCRkT/0wIooFTV3zgMAJjXnAO1lmzKktwWaAbCAGgeQ5AnNZJXSeKzq/4oqOit6a0GIJy5uMaBwJWwTfPdi/930ntmbECAGSuVNdQE8lJk8T3lk0hQ2/sNIQ5WFR5TGamAtQoMjA60buTvuNCIXKyb8v1mMdoFg2Mgk4GVlwiMjo1x9hnAS2hL45XXbqYonLYGn2BubasqCLIZx0Npj+E6BJYgMD82nXiz1H8Ce1/J1salakSCrYHG57mWR3pbW0YX+QiD4gOdybtlOQwpEkoWhhGw8IFAT8O+IqNLhUeZas7aiFu1jgI769ZxSbvyje2tY1QSGNq7JebSFJMJMKMto4qvVNxmqYi/We2Q3LI65PvOgrIwDzGDKvy4UlvCRNQ1ShG2XC29yKHhdhAe4aMSPby1vosEiMsrhMXixm6DxL1jFLvKcL/XfrY/cnQrl8ciCTAA3fhlMxCPtNo3TEITMkU8zAQ+3J5uC47QiAomEGTXyCp2fUW0Zdl0XxAt2Negqmsvi1cxyZw2vjzsgJjiDQSdCxuYj5WR2h4FYh2RsMbEDYT4ZYQv/f1bcZJceAnoX+uXUiZaVMVr4ri3NOSbnRbPSO6mn0Mi1bgCvZvx2Zq4D6W1k0FtQzxavuXAETkk02ErfdLDtERRz/UjSLgii0wjIyd5Nu0HfVnHexTdwaRQks2zGMpjhgalZpJNukOI/0HCXDD3MiTdhgscC004aWa9AB3EE=","X-Forefront-Antispam-Report":"\n\tCIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN5PR12MB9511.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(376014)(1800799024)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"=?utf-8?q?+RU3n/VSNytYDMXYT7oMPuJxeE7Y?=\n\t=?utf-8?q?cLMbfhoMlkP/CsPRNaoq64qJGPOBkJz1Nzl8BQAgF+3qT+Ihyjas9AUpzS70dX38/?=\n\t=?utf-8?q?eszaEC1Dbjyn+MfEQY0fIjlbfIVjHK17JpMtbxe3JtwwnCg5b+8UeqKJ7/mrCaGVW?=\n\t=?utf-8?q?BCsl69llOvjrncyCz9snMRlm4g5gFfhtS6YpwU+MUeWlAsZxAEKVcV359NF0q7KKM?=\n\t=?utf-8?q?0aPc/A2HR113Q1J3CzAq9TLzyD7WVBVElUFJr1ssXTrnzXYS5iXyV3LNzx/EYOufo?=\n\t=?utf-8?q?jAlhOKUmCCBbTy5icxcsOaNQyqcsFoLS2/4ep/StU/zfLREUaiJVC1psLjoafAXfs?=\n\t=?utf-8?q?d10wmyUJ39TIwy5CFuzzCQGfyDbwqJKXp13gKNCiflGjNH9TJ+K8Zju7xpL6MWh/n?=\n\t=?utf-8?q?fGZ38Xfrk8XMUc0niicpm4AufysvmTNRnY3xCnrBBYqHdY99VdIDd3vKoUJIlgiRX?=\n\t=?utf-8?q?Tk2UP7MzR8PAvYSeSxvA3N44mzmt/NtUmdUU+u3cJd2OSSPisNbXm3hHgYw8aJG1S?=\n\t=?utf-8?q?xxUmyAlaON7TUKA1PoSVH0vpaR58UzZeyAJx0o+CTsjhIX7Lb9HJ0DMpX4wGpTXjB?=\n\t=?utf-8?q?mn+X6xCTaj4fCCSXwa89h/ZPiHLRre5mzKhlacXqK2Izihgo56alyNorWQxStuj0I?=\n\t=?utf-8?q?jA28zld7Yvz0QlYjn1XOX7HJg9z2prij1dXc1RUTfwkIGkrt/cLkg1XFJdgMlKdqO?=\n\t=?utf-8?q?XSBwWNqcf0/Zdc3krrWLJUmgBRJCnboWTdukJWd6kQjztv+w8mUFc3tK7ovpdWwFU?=\n\t=?utf-8?q?/Xpolpwfk9VpJ8Xn7Wy8WFqHAniPgds8imfMSwjy8LzMS4sAmhzGGbTuIeKd0oZ0c?=\n\t=?utf-8?q?gH9ZUYoMbNV7dBy9Y4DZKkPc22Mf6vGhOAlLMMkJFmKQf+QKGxEMysJ0GACUj2P7g?=\n\t=?utf-8?q?8fmZSHwo4y3QuskLZwiTMx3I3/C0uvakBrzq3ENqX1LTri2VNcTzVrsmo6qVm89x2?=\n\t=?utf-8?q?4pRjduNQ7Z17iRQlcnTzFOAivSVqA+LN0bgSVK98OGZl4UbRkTgUlAhJXlvdrsOR4?=\n\t=?utf-8?q?66LCdEEHSzTDlA31pK1NjTLBjOH75NnBkEPNGpo5xLoDEa3GuUk42aCKDWvi8y8Hg?=\n\t=?utf-8?q?ZHzwUGg8SkbfUcSZ9I0EQ+kqjEcsHFgcmpaxqQrKvsTcEnkaNwUFjpUhjlu2KLNHW?=\n\t=?utf-8?q?4iGI5fXwJmY3k1nR6HyS8TQ2L0N9R+9nyygwGx2HolVp6ifp0wRjMRtjaiat7NOa1?=\n\t=?utf-8?q?1XGxjyqHAL/jV3NQK+Lkk4EYTmjt+cRjuYSp3nyU+gODj8YkOJox6Zlhd/tEFC1Ti?=\n\t=?utf-8?q?kRAOWpCJCpwE1m5uFisDRb8uRT9VR5HH2HQIR9DdbMkSDiWzUBHtldiSfoS5yIi3a?=\n\t=?utf-8?q?pcbTb96BKouOCSPh28Ks7lROfnEeOOOJXS1o0gue0u5zvG9MJV5nDz7/LKkVFpkBe?=\n\t=?utf-8?q?gDAxwGDXCtzTEZkRS1z10BydxQkx4Ussoo9FW9OJ6o4LzJyxbMNXqQz6DV85REVbf?=\n\t=?utf-8?q?TerA2vT1QOAM6U4swj8nLKkVPIem62Hk9f25+XXz34bcIt+X8wOPZLr4S79e7s75h?=\n\t=?utf-8?q?ITzOCGwi1eHTopK0laVoWQb5i5UXkCiM7gzyTcpf9gJp+EFJ3KX2INxEaimOGpQf+?=\n\t=?utf-8?q?u5FZq8/jQiN82yVHeqe/4sqrw9FUBfEFI4ai805O0UHNY0r4zORF8cEvHZOWRQEJn?=\n\t=?utf-8?q?dD9aGIqeM0nsP+JrVdfWygBOAxL9+21A=3D=3D?=","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 100e9205-46e8-4617-621e-08dea67a06a6","X-MS-Exchange-CrossTenant-AuthSource":"BN5PR12MB9511.namprd12.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"30 Apr 2026 05:33:36.2824\n (UTC)","X-MS-Exchange-CrossTenant-FromEntityHeader":"Hosted","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-MailboxType":"HOSTED","X-MS-Exchange-CrossTenant-UserPrincipalName":"\n dbcDT7T3Ra20rbPXe3QC103kjFOgbgyvZeTjx2He3uj/t83xhdNMg/8VvKMBFuKOsRFHcXVwcvAx9wbzAdvagg==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DM4PR12MB6350"}}]