[{"id":3680215,"web_url":"http://patchwork.ozlabs.org/comment/3680215/","msgid":"<2c6bf45a-cf64-4879-9cec-3dac35a4905c@linaro.org>","list_archive_url":null,"date":"2026-04-22T03:45:55","subject":"Re: [PATCH v2 06/13] target/mips: add Octeon LA* atomic instructions","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"content":"On 4/22/26 03:27, James Hilliard wrote:\n> Implement the Octeon LA* read-modify-write atomic instruction family:\n> LAI/LAID, LAD/LADD, LAA/LAAD, LAS/LASD, LAC/LACD, and LAW/LAWD.\n> \n> These operations are architecturally distinct from SAA/SAAD and are used\n> by existing Octeon user-mode code for atomic counters, bit operations,\n> and exchange-style updates.\n> \n> Signed-off-by: James Hilliard <james.hilliard1@gmail.com>\n> ---\n> Changes v1 -> v2:\n>    - Keep LA* atomics naturally aligned per Octeon L2 transaction\n>      semantics.\n>    - Use explicit i64 TCG ops in the LA* translator paths.  (suggested by\n>      Philippe Mathieu-Daudé)\n> ---\n>   target/mips/tcg/octeon.decode      |  17 ++++\n>   target/mips/tcg/octeon_translate.c | 170 +++++++++++++++++++++++++++++++++++++\n>   2 files changed, 187 insertions(+)\n> \n> diff --git a/target/mips/tcg/octeon.decode b/target/mips/tcg/octeon.decode\n> index 2eb15aa17f..9dcc5a6ae0 100644\n> --- a/target/mips/tcg/octeon.decode\n> +++ b/target/mips/tcg/octeon.decode\n> @@ -60,6 +60,23 @@ V3MULU       011100 ..... ..... ..... 00000 010001 @r3\n>   SAA          011100 ..... ..... 00000 00000 011000 @saa\n>   SAAD         011100 ..... ..... 00000 00000 011001 @saa\n>   \n> +&la          base rd\n> +&laa         base add rd\n> +@la          ...... base:5 ..... rd:5 ........... &la\n> +@laa         ...... base:5 add:5 rd:5 ........... &laa\n> +LAI          011100 ..... 00000 ..... 00010 011111 @la\n> +LAID         011100 ..... 00000 ..... 00011 011111 @la\n> +LAD          011100 ..... 00000 ..... 00110 011111 @la\n> +LADD         011100 ..... 00000 ..... 00111 011111 @la\n> +LAA          011100 ..... ..... ..... 10010 011111 @laa\n> +LAAD         011100 ..... ..... ..... 10011 011111 @laa\n> +LAS          011100 ..... 00000 ..... 01010 011111 @la\n> +LASD         011100 ..... 00000 ..... 01011 011111 @la\n> +LAC          011100 ..... 00000 ..... 01110 011111 @la\n> +LACD         011100 ..... 00000 ..... 01111 011111 @la\n> +LAW          011100 ..... ..... ..... 10110 011111 @laa\n> +LAWD         011100 ..... ..... ..... 10111 011111 @laa\n> +\n>   &zcb         base\n>   ZCB          011100 base:5 00000 00000 11100 011111 &zcb\n>   ZCBT         011100 base:5 00000 00000 11101 011111 &zcb\n> diff --git a/target/mips/tcg/octeon_translate.c b/target/mips/tcg/octeon_translate.c\n> index cdb4d36c8e..6309cd5fff 100644\n> --- a/target/mips/tcg/octeon_translate.c\n> +++ b/target/mips/tcg/octeon_translate.c\n> @@ -254,6 +254,164 @@ static bool trans_saa(DisasContext *ctx, arg_saa *a, MemOp mop)\n>       return true;\n>   }\n>   \n> +static bool trans_la_common(DisasContext *ctx, int base, int add_reg, int rd,\n> +                            int64_t imm, bool dw)\n> +{\n> +    if (dw && !octeon_check_64(ctx)) {\n> +        return true;\n> +    }\n> +\n> +    TCGv_i64 addr = tcg_temp_new_i64();\n> +\n> +    gen_base_offset_addr(ctx, addr, base, 0);\n> +\n> +    if (dw) {\n> +#if TARGET_LONG_BITS == 64\n> +        TCGv_i64 value = tcg_temp_new_i64();\n> +        TCGv_i64 old = tcg_temp_new_i64();\n> +        MemOp amo = mo_endian(ctx) | MO_UQ | MO_ALIGN;\n> +\n> +        if (add_reg >= 0) {\n> +            gen_load_gpr(value, add_reg);\n> +        } else {\n> +            tcg_gen_movi_i64(value, imm);\n> +        }\n> +\n> +        tcg_gen_atomic_fetch_add_i64(old, addr, value, ctx->mem_idx, amo);\n> +        gen_store_gpr(old, rd);\n> +#endif\n\n\nSurely patch 2 was all about octeon being only for 64-bit cpus.  Why the ifdef?\n\n\nr~","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=nsQhFTFu;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0lX154ybz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 13:46:41 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wFOXT-0001zd-Kv; Tue, 21 Apr 2026 23:46:11 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wFOXL-0001yv-HC\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 23:46:03 -0400","from mail-pg1-x52e.google.com ([2607:f8b0:4864:20::52e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wFOXJ-0005XC-Li\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 23:46:03 -0400","by mail-pg1-x52e.google.com with SMTP id\n 41be03b00d2f7-c6e2355739dso1975105a12.2\n for <qemu-devel@nongnu.org>; Tue, 21 Apr 2026 20:46:01 -0700 (PDT)","from [10.72.56.227] ([144.130.154.193])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab3a929sm144548695ad.72.2026.04.21.20.45.58\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n Tue, 21 Apr 2026 20:45:59 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776829560; x=1777434360; darn=nongnu.org;\n h=content-transfer-encoding:in-reply-to:content-language:from\n :references:to:subject:user-agent:mime-version:date:message-id:from\n :to:cc:subject:date:message-id:reply-to;\n bh=yHqBwK7rPwgiFAPMGt6cCb/CLdNfKGBQ/Lx4qCA1Yb0=;\n b=nsQhFTFu6p0teZ0fOIyoW5D/S699qGeonUcAcZLf2GV8lHh7BN1yDeRpfRfZ9EFU3u\n F+c7/IuZbWoCdTWuglgU0u2O66GVfAUmlgTrS4bXf9FZZumDnO0LWj2ODxLRmskQyR6s\n POHmMsnGZqlmgwvYkUOzF2ZS28aeSCubTQx9MxTl6iou3mS2GEDmDK+RiV+jkTAG8ALF\n OcgalItD1zIkbe3iQWGrtxJ7/rWBLcUePZPvmndhf5SD+L/sARHY5742F79RoGvbK/lR\n nN1FHkFl83NDG0L2hIkvYV+iuCcrfH+PW2mgdizMetgUHxs6O2fupiqpIC+ooZDP1P4Q\n VvRg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776829560; x=1777434360;\n h=content-transfer-encoding:in-reply-to:content-language:from\n :references:to:subject:user-agent:mime-version:date:message-id\n :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=yHqBwK7rPwgiFAPMGt6cCb/CLdNfKGBQ/Lx4qCA1Yb0=;\n b=DnlFRkxDlM3i7EudQ0hZfEKJhy8GFxkTqgwZJq7U7qB9CRINOT85nnB0c6wZRQwoyo\n As+8TiKc3hixvQoe3h+uW6S0fO0sSQvofwQgb+dLchBhessH6pIwXE7zGNQDXr36qHx2\n Hod/ggOoB+stqLq2a2bClYZ5CYeeveiX9eVwZ2q94/6MLOmPZgqxIfv1sixytc1Y+0pl\n 7HGZ658Z8Q0X/5XxG0IndX0AgJGz513h384+LKbrkkYvHSfMzCPwVF9xc8hIElodEihI\n 9a2q5AeYjigqnm3xDvIprUV+dwtmRMOexCPjdzJcLXKeHgn0Gwxt4pUL5ZDAlE7QVPlf\n 5eNQ==","X-Gm-Message-State":"AOJu0YyJAQWRUgW7tHWvh4mZKlGrwpAHZJo5MSy/ieAMHSxaBFvAj1zK\n wIPzI5RtZlWFpi1Yxbr5GM2JinWnLpP0yGCknXnaRmZmE6JJ7/xdTnqAcDodhhgBy0EYDJkiQZi\n 2rI2ItCQ=","X-Gm-Gg":"AeBDiev5wFYDBhkwm+wu3TCoYKyigwbwDooezNlY7Rf+fc4cGjuuO9GhOK3X0EgDcm6\n L8n6ircNkbMbXC8IjaZQAwsNuYOnFNH/HfbdkeSxSr2Ivvv4T5AcbY5TwCfoYgpUsQKKfKK1rWB\n VIYifdSbygMieldTyKbmfXBP9ZODY4zCaz4ba6xTKv9KtF2Mrt9SdCoigRya3czOwoZUMUnhCJ1\n /xht0UdE9vUvsFBPFVPOre0Dy2XZsgvq1Eog5BFpNlUxIv2qVt/DrJ4UpUtS+Cv1D//h7op4TOn\n ATHMLUfE2+rdg/mCfsfAJVgVgJhUkDo1UaewtX9v5f3/qVu5wu4gxJadRXZ1IwJwT0q/ClyHa5t\n K480vJLq8ZJIzqJUrmzma5qyY2q2c7FyMYrXfCsbVvUAa/gtYnGdtYuNg95Aw40iroACIZEHqhf\n 4Fmq2kInU7A1UDUWfKo7IzGYyD3czcufBVbc/EHqTRYND3DvADMLbuRffBIkuYrA==","X-Received":"by 2002:a17:903:11ce:b0:2b4:5ff5:e51f with SMTP id\n d9443c01a7336-2b5f9f51dfemr219596545ad.36.1776829560035;\n Tue, 21 Apr 2026 20:46:00 -0700 (PDT)","Message-ID":"<2c6bf45a-cf64-4879-9cec-3dac35a4905c@linaro.org>","Date":"Wed, 22 Apr 2026 13:45:55 +1000","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH v2 06/13] target/mips: add Octeon LA* atomic instructions","To":"qemu-devel@nongnu.org","References":"\n <20260421-mips-octeon-missing-insns-v2-v2-0-a0791df188c9@gmail.com>\n <20260421-mips-octeon-missing-insns-v2-v2-6-a0791df188c9@gmail.com>","From":"Richard Henderson <richard.henderson@linaro.org>","Content-Language":"en-US","In-Reply-To":"\n <20260421-mips-octeon-missing-insns-v2-v2-6-a0791df188c9@gmail.com>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::52e;\n envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x52e.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}},{"id":3680217,"web_url":"http://patchwork.ozlabs.org/comment/3680217/","msgid":"<4b76083f-cbf4-484f-935f-7174a9d4a3c9@linaro.org>","list_archive_url":null,"date":"2026-04-22T03:55:51","subject":"Re: [PATCH v2 06/13] target/mips: add Octeon LA* atomic instructions","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"content":"On 4/22/26 03:27, James Hilliard wrote:\n> +static bool trans_lai(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_la_common(ctx, a->base, -1, a->rd, 1, false);\n> +}\n> +\n> +static bool trans_laid(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_la_common(ctx, a->base, -1, a->rd, 1, true);\n> +}\n> +\n> +static bool trans_lad(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_la_common(ctx, a->base, -1, a->rd, -1, false);\n> +}\n> +\n> +static bool trans_ladd(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_la_common(ctx, a->base, -1, a->rd, -1, true);\n> +}\n> +\n> +static bool trans_laa(DisasContext *ctx, arg_laa *a, int unused)\n> +{\n> +    return trans_la_common(ctx, a->base, a->add, a->rd, 0, false);\n> +}\n> +\n> +static bool trans_laad(DisasContext *ctx, arg_laa *a, int unused)\n> +{\n> +    return trans_la_common(ctx, a->base, a->add, a->rd, 0, true);\n> +}\n> +\n> +static bool trans_las(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_law_common(ctx, a->base, -1, a->rd, -1, false);\n> +}\n> +\n> +static bool trans_lasd(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_law_common(ctx, a->base, -1, a->rd, -1, true);\n> +}\n> +\n> +static bool trans_lac(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_law_common(ctx, a->base, -1, a->rd, 0, false);\n> +}\n> +\n> +static bool trans_lacd(DisasContext *ctx, arg_la *a, int unused)\n> +{\n> +    return trans_law_common(ctx, a->base, -1, a->rd, 0, true);\n> +}\n> +\n> +static bool trans_law(DisasContext *ctx, arg_laa *a, int unused)\n> +{\n> +    return trans_law_common(ctx, a->base, a->add, a->rd, 0, false);\n> +}\n> +\n> +static bool trans_lawd(DisasContext *ctx, arg_laa *a, int unused)\n> +{\n> +    return trans_law_common(ctx, a->base, a->add, a->rd, 0, true);\n> +}\n> +\n>   static bool trans_ZCB(DisasContext *ctx, arg_zcb *a)\n>   {\n>       TCGv_i64 addr = tcg_temp_new_i64();\n> @@ -376,6 +534,18 @@ static bool trans_vmul(DisasContext *ctx, arg_decode_ext_octeon1 *a,\n>   \n>   TRANS(SAA,  trans_saa, MO_UL);\n>   TRANS(SAAD, trans_saa, MO_UQ);\n> +TRANS(LAI,  trans_lai, 0);\n> +TRANS(LAID, trans_laid, 0);\n> +TRANS(LAD,  trans_lad, 0);\n> +TRANS(LADD, trans_ladd, 0);\n> +TRANS(LAA,  trans_laa, 0);\n> +TRANS(LAAD, trans_laad, 0);\n> +TRANS(LAS,  trans_las, 0);\n> +TRANS(LASD, trans_lasd, 0);\n> +TRANS(LAC,  trans_lac, 0);\n> +TRANS(LACD, trans_lacd, 0);\n> +TRANS(LAW,  trans_law, 0);\n> +TRANS(LAWD, trans_lawd, 0);\n>   TRANS(LBX,  trans_lx, MO_SB);\n>   TRANS(LBUX, trans_lx, MO_UB);\n>   TRANS(LHX,  trans_lx, MO_SW);\n\nThis is incorrect usage of TRANS(), or a mis-feature of the mips version of TRANS().\n\nIf TRANS() is changed such that 'a' is not implied, then you can expand the macro here:\n\nTRANS(LAI, trans_la_common, a->base, -1, a->rd, 1, false)\n\nOtherwise, isolate common usage within each argument set:\n\nTRANS(LAI, do_lai, 1, false)\nTRANS(LAID, do_lai, 1, true)\nTRANS(LAD, do_lai, -1, false)\nTRANS(LADD, do_lai, -1, true)\n\nTRANS(LAA, do_laa, 1, false)\nTRANS(LAAD, do_laa, 1, true)\n\netc.","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=zjJe5eC+;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0lls4WC0z1yGs\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 13:56:55 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wFOh8-0003NO-AF; Tue, 21 Apr 2026 23:56:10 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wFOh2-0003Mw-Sq\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 23:56:05 -0400","from mail-pf1-x436.google.com ([2607:f8b0:4864:20::436])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wFOh1-0007wO-Bs\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 23:56:04 -0400","by mail-pf1-x436.google.com with SMTP id\n d2e1a72fcca58-82fbdd60b64so1775266b3a.3\n for <qemu-devel@nongnu.org>; Tue, 21 Apr 2026 20:56:02 -0700 (PDT)","from [10.72.56.227] ([144.130.159.192])\n by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-82f8e981c07sm18405300b3a.1.2026.04.21.20.55.58\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n Tue, 21 Apr 2026 20:56:00 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776830161; x=1777434961; darn=nongnu.org;\n h=content-transfer-encoding:in-reply-to:content-language:from\n :references:to:subject:user-agent:mime-version:date:message-id:from\n :to:cc:subject:date:message-id:reply-to;\n bh=oMM/avElxT/DcLUTEluaFzyOWK8qWJicpG5+kUka7EU=;\n b=zjJe5eC+f5osG4saJ2y0xRw3TRPYHTgaNS9mWxa0TOHYR1Qvdf8e9xNOnuWRlfMO9s\n OHVeWzmkozGn/usro56OTEME5taMuqPUlKoitPG/x93us0Rrd488RX3zUVoiIDsv8E2Y\n tQC3BXuAxECDWx11MQ5UIecFDcR+yjLPvtDA9HHJHSsIU/LQzIp+g9J8J0hQFH6GmldY\n diXABtq92zqC/sqyhSIbqXSNKFmME96uSeSLDCJqqqtstsfYgt+li2JgJb1bhdV303wo\n SLXRVfLSJkuhFfHmjG9CWpz4lkEZeNINZNgJoSrXN2UYjrtwl1OBLOgYdJ2gTijZi/dt\n cgNQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776830161; x=1777434961;\n h=content-transfer-encoding:in-reply-to:content-language:from\n :references:to:subject:user-agent:mime-version:date:message-id\n :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=oMM/avElxT/DcLUTEluaFzyOWK8qWJicpG5+kUka7EU=;\n b=exy1LVj1d2wrU0KMi2Kfji0ZOMHw55Uze57TRoi6Tjb71a+jZaw6Q7bwlR/eOohAcM\n SR1VsyVUx8ymFuVCRXFtNdV6+ZatChUnSv4utfbVidpxJ8j24t6wfZembAPbYve3YatN\n RI2cK3ULHvgxqw6zHoTL3SYtLP9+D9MbslA5BF2gSYhXGL4IVwwxKEj/Pp3LzYgu5DEw\n O8biXES5xPMaySW14Cu09Y+K9O1VdhTXlDGqBIRIVoTeVMKWQqnw8vFP+II4ntf7AEyy\n X8WA0mSDv1oKnuO2j0shw+j7aRtLd+WExKmlOlPWd/LQw3IsGyMqdb5YTfpHV2ZZovv+\n pL5Q==","X-Gm-Message-State":"AOJu0Yxrq/trMn1TZaxniMrK4SPoypT38at8pYVCO4AhwEEnKj90tIb2\n SXNobijfh48rVaJcMBpwcS2Qt+QKhx1gM5Bey33BJiTs3BTtOCRxEM9pmVzaH5t/ufwHNpnUYb8\n DsfvdRes=","X-Gm-Gg":"AeBDiesNTwEch2Hvsbn64GqZE8YL+I51t/Qkl9yPARxj4SUGnIMRvSigs6f4YTQndV3\n 3yucmClZAgS/mMKZqSe0eBaTqg6qTuVahOCOIwkTBL/z/kbvY3db3epP9F6xEmRucOZ550c4h5C\n mIqaMXp+DOGr7VA+7DlSXDpdx2DfyZHGDo+XTjVG0Qf0Ij1WXRbOQp/NsILa15YfSrK7LMH3Ehi\n LUi0al4IKDqUMDCKnNiw3wReiDZG8dho6YuVIGylXALYCIF1kQH3IQt7ek/D+k42UEHu0zToQYL\n HKyrfOdIHFwKRJyZy/ONVLy9Irz6mNYWx2FedOUK1nfQWR0/sW6q4bmdpm2pGVlZtkSfa1hsBK6\n 2eMXc7WVfjfNYaXyEoMyut62VM+4ZntxgN7B0EaPu90SUIBxCLe4MLToi5cZlJBdg8GbNgiayvh\n FDSpsgr4zUO+AhqLLo/E2yWuLi4uChleVL+CBWEgm/0L7jk/rtPwc=","X-Received":"by 2002:a05:6a00:8510:b0:82f:9e98:136b with SMTP id\n d2e1a72fcca58-82f9e98218amr11351420b3a.19.1776830161147;\n Tue, 21 Apr 2026 20:56:01 -0700 (PDT)","Message-ID":"<4b76083f-cbf4-484f-935f-7174a9d4a3c9@linaro.org>","Date":"Wed, 22 Apr 2026 13:55:51 +1000","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH v2 06/13] target/mips: add Octeon LA* atomic instructions","To":"qemu-devel@nongnu.org","References":"\n <20260421-mips-octeon-missing-insns-v2-v2-0-a0791df188c9@gmail.com>\n <20260421-mips-octeon-missing-insns-v2-v2-6-a0791df188c9@gmail.com>","From":"Richard Henderson <richard.henderson@linaro.org>","Content-Language":"en-US","In-Reply-To":"\n <20260421-mips-octeon-missing-insns-v2-v2-6-a0791df188c9@gmail.com>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"7bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::436;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x436.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}}]