[{"id":3679906,"web_url":"http://patchwork.ozlabs.org/comment/3679906/","msgid":"<5b2c6258-ade6-c35c-0edb-6da0ec96e987@linux.intel.com>","list_archive_url":null,"date":"2026-04-21T14:16:10","subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","submitter":{"id":83553,"url":"http://patchwork.ozlabs.org/api/people/83553/","name":"Ilpo Järvinen","email":"ilpo.jarvinen@linux.intel.com"},"content":"On Tue, 21 Apr 2026, Ankit Agrawal wrote:\n\n> Add a CXL DVSEC-based readiness check for Blackwell-Next GPUs alongside\n> the existing legacy BAR0 polling path. On probe and after reset, the\n> driver reads the CXL Device DVSEC capability to determine whether the\n> GPU memory is ready. A static inline wrapper dispatches to the\n> appropriate readiness check (legacy v/s blackwell-next based on whether\n> the CXL DVSEC capability is present.\n> \n> The memory readiness is checked by polling on the Memory_Active bit\n> based on the Memory_Active_Timeout. It also checks if MEM_INFO_VALID\n> is set within 1 second. If not, return error. This is based on the\n> CXL spec 4.0 Tables 8-13.\n> \n> Add PCI_DVSEC_CXL_MEM_ACTIVE_TIMEOUT to pci_regs.h for the timeout\n> field encoding.\n> \n> cc: Kevin Tian <kevin.tian@intel.com>\n\nCc is the correct form for this tag.\n\n> Suggested-by: Alex Williamson <alex@shazbot.org>\n> Signed-off-by: Ankit Agrawal <ankita@nvidia.com>\n> ---\n>  drivers/vfio/pci/nvgrace-gpu/main.c | 102 +++++++++++++++++++++++++---\n>  include/uapi/linux/pci_regs.h       |   1 +\n>  2 files changed, 95 insertions(+), 8 deletions(-)\n> \n> diff --git a/drivers/vfio/pci/nvgrace-gpu/main.c b/drivers/vfio/pci/nvgrace-gpu/main.c\n> index fa056b69f899..81a725460112 100644\n> --- a/drivers/vfio/pci/nvgrace-gpu/main.c\n> +++ b/drivers/vfio/pci/nvgrace-gpu/main.c\n> @@ -3,6 +3,7 @@\n>   * Copyright (c) 2024, NVIDIA CORPORATION & AFFILIATES. All rights reserved\n>   */\n>  \n> +#include <linux/bitfield.h>\n>  #include <linux/sizes.h>\n>  #include <linux/vfio_pci_core.h>\n>  #include <linux/delay.h>\n> @@ -64,6 +65,8 @@ struct nvgrace_gpu_pci_core_device {\n>  \tbool has_mig_hw_bug;\n>  \t/* GPU has just been reset */\n>  \tbool reset_done;\n> +\t/* CXL Device DVSEC offset; 0 if not present (legacy GB path) */\n> +\tint cxl_dvsec;\n>  };\n>  \n>  static void nvgrace_gpu_init_fake_bar_emu_regs(struct vfio_device *core_vdev)\n> @@ -242,7 +245,7 @@ static void nvgrace_gpu_close_device(struct vfio_device *core_vdev)\n>  \tvfio_pci_core_close_device(core_vdev);\n>  }\n>  \n> -static int nvgrace_gpu_wait_device_ready(void __iomem *io)\n> +static int nvgrace_gpu_wait_device_ready_legacy(void __iomem *io)\n>  {\n>  \tunsigned long timeout = jiffies + msecs_to_jiffies(POLL_TIMEOUT_MS);\n>  \n> @@ -256,6 +259,81 @@ static int nvgrace_gpu_wait_device_ready(void __iomem *io)\n>  \treturn -ETIME;\n>  }\n>  \n> +/*\n> + * Decode the 3-bit Memory_Active_Timeout field from CXL DVSEC Range 1 Low\n> + * (bits 15:13) into milliseconds. Encoding per CXL spec r4.0 sec 8.1.3.8.2:\n> + * 000b = 1s, 001b = 4s, 010b = 16s, 011b = 64s, 100b = 256s,\n> + * 101b-111b = reserved (clamped to 256s).\n> + */\n> +static inline unsigned long cxl_mem_active_timeout_ms(u8 timeout)\n> +{\n> +\treturn 1000UL << (2 * min_t(u8, timeout, 4));\n\nMSEC_PER_SEC\n\nAlso, don't forget to add include for units.h.","headers":{"Return-Path":"\n <linux-pci+bounces-52836-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=TYehD2an;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52836-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"TYehD2an\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.21","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linux.intel.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0PY53jvNz1yGt\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 00:16:25 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 86FB33014779\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 14:16:22 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AF7243D668C;\n\tTue, 21 Apr 2026 14:16:19 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [198.175.65.21])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 33D0025393B;\n\tTue, 21 Apr 2026 14:16:17 +0000 (UTC)","from orviesa004.jf.intel.com ([10.64.159.144])\n  by orvoesa113.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 21 Apr 2026 07:16:17 -0700","from ijarvine-mobl1.ger.corp.intel.com (HELO localhost)\n ([10.245.245.105])\n  by orviesa004-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 21 Apr 2026 07:16:14 -0700"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776780979; cv=none;\n b=jePcTmBunsolCs4E+rTqhZ45sC+ef/lPQrLFtSqVlev8E4rUaAv5HQBx+fyheMppupWcK5hFy51du7Mc14Mo+76g/ZLzb5JZUmK5unJIsSUDu1o0X3YMLvM9MfBTj1DpTlUeg0/PbSWaEX/4lg/D8KRYobDx/T4noAdfw+w6qZU=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776780979; c=relaxed/simple;\n\tbh=h/8/kXR9WVQhJVmpeE75Sr+3TfzbqmlbbbMVMSysPzU=;\n\th=From:Date:To:cc:Subject:In-Reply-To:Message-ID:References:\n\t MIME-Version:Content-Type;\n b=kFm9rkbCVgIoO8aYnNDYlMa5XBkp9/oceuOfUGGWK3ULXpmbqRoESgvqrBc+8pXVDKiBjSrADa8AvZwCj84PFulXVzPYXzAxT5Y/MmKFamgw3Etxq+VUrRnx9Nj1a/iamQtW30pkMwMuKh3njLz3vVz5ZA6EKYglIdBRgXImzxM=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n spf=pass smtp.mailfrom=linux.intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=TYehD2an; arc=none smtp.client-ip=198.175.65.21","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n  t=1776780978; x=1808316978;\n  h=from:date:to:cc:subject:in-reply-to:message-id:\n   references:mime-version;\n  bh=h/8/kXR9WVQhJVmpeE75Sr+3TfzbqmlbbbMVMSysPzU=;\n  b=TYehD2anQI0PALsnGd1rRo5HynYYE6eIvCF6W8Xvt5PJW8Vtm4AEb5uB\n   mZJeUJdD+cqvuz6UD9ZFYsSmQ+Jqg4xBhmIWiquZKhBENI9Xz+ddRvcHd\n   zKakwMioN2AHcgPotcY6f/b2MHwEUDx+v61bdMiFR4H+kube81inqpuHf\n   XbBycY3/hPN43Doy5h9rsY7yhGKqjAyfByRI7u+Z0f5CggzTqnAWWprB+\n   4mjDETwD1MGP1Z2Q9xe/49qikgdbgySzLLQEeWWYEaNpaHu6SP/nBz+v/\n   wQUl3sOoJXdmsajzz7nRXX1m2wWM7cqwWa00vcTz7HNGqjrKbbN32DZgt\n   A==;","X-CSE-ConnectionGUID":["09890oStTluZZTH/8jDClQ==","UtjkeHSzSvaIumd4Vj9jFw=="],"X-CSE-MsgGUID":["p42u23OySs6N8nBd1ASPpw==","xXBRkmo7ReudtoBsy+l0Og=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11762\"; a=\"77592179\"","E=Sophos;i=\"6.23,191,1770624000\";\n   d=\"scan'208\";a=\"77592179\"","E=Sophos;i=\"6.23,191,1770624000\";\n   d=\"scan'208\";a=\"236421909\""],"X-ExtLoop1":"1","From":"=?utf-8?q?Ilpo_J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>","Date":"Tue, 21 Apr 2026 17:16:10 +0300 (EEST)","To":"Ankit Agrawal <ankita@nvidia.com>","cc":"alex@shazbot.org, kvm@vger.kernel.org, jgg@ziepe.ca, yishaih@nvidia.com,\n    skolothumtho@nvidia.com, kevin.tian@intel.com, bhelgaas@google.com,\n    LKML <linux-kernel@vger.kernel.org>, linux-pci@vger.kernel.org","Subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","In-Reply-To":"<20260421140659.748577-1-ankita@nvidia.com>","Message-ID":"<5b2c6258-ade6-c35c-0edb-6da0ec96e987@linux.intel.com>","References":"<20260421140659.748577-1-ankita@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=US-ASCII"}},{"id":3679938,"web_url":"http://patchwork.ozlabs.org/comment/3679938/","msgid":"<SA1PR12MB7199D0D2BAD762A5F2B2D78FB02C2@SA1PR12MB7199.namprd12.prod.outlook.com>","list_archive_url":null,"date":"2026-04-21T15:13:06","subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","submitter":{"id":86155,"url":"http://patchwork.ozlabs.org/api/people/86155/","name":"Ankit Agrawal","email":"ankita@nvidia.com"},"content":"Thanks for the review Ilpo!\n\n>> + * Decode the 3-bit Memory_Active_Timeout field from CXL DVSEC Range 1 Low\n>> + * (bits 15:13) into milliseconds. Encoding per CXL spec r4.0 sec 8.1.3.8.2:\n>> + * 000b = 1s, 001b = 4s, 010b = 16s, 011b = 64s, 100b = 256s,\n>> + * 101b-111b = reserved (clamped to 256s).\n>> + */\n>> +static inline unsigned long cxl_mem_active_timeout_ms(u8 timeout)\n>> +{\n>> +     return 1000UL << (2 * min_t(u8, timeout, 4));\n>\n> MSEC_PER_SEC\n\nAck.\n\n> Also, don't forget to add include for units.h.\n\nSorry why do we need to do this? The MSEC_PER_SEC is getting included through\njiffies.h.\n\n> -- \n>  i.","headers":{"Return-Path":"\n <linux-pci+bounces-52851-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=ZOz07ajE;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52851-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"ZOz07ajE\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.198.16","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0Qr45vZJz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 01:14:28 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id C7D81300FB43\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:13:15 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 004D63D75C5;\n\tTue, 21 Apr 2026 15:13:13 +0000 (UTC)","from CY7PR03CU001.outbound.protection.outlook.com\n (mail-westcentralusazon11010016.outbound.protection.outlook.com\n [40.93.198.16])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BC805223707;\n\tTue, 21 Apr 2026 15:13:11 +0000 (UTC)","from SA1PR12MB7199.namprd12.prod.outlook.com (2603:10b6:806:2bc::21)\n by DS0PR12MB9323.namprd12.prod.outlook.com (2603:10b6:8:1b3::14) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.16; Tue, 21 Apr\n 2026 15:13:06 +0000","from SA1PR12MB7199.namprd12.prod.outlook.com\n ([fe80::928c:89d8:e8d6:72dd]) by SA1PR12MB7199.namprd12.prod.outlook.com\n ([fe80::928c:89d8:e8d6:72dd%5]) with mapi id 15.20.9846.012; Tue, 21 Apr 2026\n 15:13:06 +0000"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776784392; cv=fail;\n b=q8+7UiGRgDoW+y5DzVvQ20lkHji1TeGKujp2Gj9vHtoq/F96QOLdyZnnI6eyfbtmKXcXgURtG7oGM3lTZtqKgbm8IbOl41w/YWzcwqUrQCFLLuVSYVYomu4w8EaxSzsUZJmGnNijOdW8bPqv9C8n5uRZgVYOfuf/01flb5sRoS4=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=iSC5FEWVpOF2SKEkGBOboD9V0k381CBh2rI9DeT3TVkkWKgtUz2nrelCxqBML312lWrAaqUQAIZGYlWcXnUT5/8ilr0EuysSqwV94GgdOqIosSxKBV51rCVzpjX6YB51bRo5c6/8V4LqNWgIvqZecWJ5t9JQOyyK3NrQnILNnxN4sC5ywgp89r/opSKHKB/f0sh0e3U/4OuLAqY0EyQ2+Xj980qt9/JgSgSgJLmymDL2J8ey44q8Tf0jwJDW0jtzBrsZQEsgXHWYK09MSjIroH1jXdNygcSwknvrCSGdKop27XFbBb8HS0p2N4mvuOsL9OT0i5u3fHZTkb5W0soQmw=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776784392; c=relaxed/simple;\n\tbh=qVha0NLmE8n8sNsPMjobBbDWUR31WIItOf36PuiH2/o=;\n\th=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=QnSypARicrzPtp5p9V7SHAsibLxOAIO276fwMi/orhuXXi+L1bVLyXX5GR/6imBZ3wO9qQlY5dyBahr8MQHOr4iwILUfFMN1F+kRnMtYBGjhVPzpRxt7gPZJU+JSSoJT1HkwsZvwO40n4hpTFXg2Nlwa1lz9nzKN1jusjkSx20U=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=qVha0NLmE8n8sNsPMjobBbDWUR31WIItOf36PuiH2/o=;\n b=Cv46c/kucMhuazPzBudtIeVsqlrm383LX76o6Gq6kvk4PFQg6aQzMldVhUV2q/Nymp+W5JFttVFhp9llOAv+9HPVYAxSBS1yQLaXCLZitvP8o03mLzInerdpsiupmzKRU4qqZE/PSTzQ27jpop4RtAAAb8IHS5xDbFSFL2/A9iVKUyCTF5B+1UBZZnccnqpyZNRnEQxs37b8qoG0PhaSvG4IsMHGoduPWUN+QnHyAq4S/ofg91xwP2oW2qGqBdj2QsKb/3Fm09w3e7F7bvEu8qaHx/S8kpRztp0jK/OkYynTrvc5RcfNFeWBeXTvS9yiCepsBUetZqlQ+evBdxhedQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=ZOz07ajE; arc=fail smtp.client-ip=40.93.198.16","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;\n dkim=pass header.d=nvidia.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=qVha0NLmE8n8sNsPMjobBbDWUR31WIItOf36PuiH2/o=;\n b=ZOz07ajED6PWVe/sOkA9Aatkn10/KUL1aYS/Q8Q9n5GUWtRBnYRKH0/Rn3sxoLpkXHGT3EE7r1B2Q91KLNyd8wYLVdWf9DDnuOmy5t72N+sGwk5vwaMDe67SNU5YYF5SWz7PPgel1wiU1zu03rgrNZqeCSgWraivASnDeF0RBoJffmcvQF5b0DoAjlR9T4L+b3qZFdgWyywGbXfEBZI0KK2miNh+NbMk3cahwuzlzoNxA5WrmZGrBNqLNSNNooaEZeYGK9Dcj+/vGPpj6X6zvTIy/iHA5dyJOjcxAFzB20nNSGv3jO1wl/qojuLFlH4Jm7yCgH7uNsJup9WWykcJUg==","From":"Ankit Agrawal <ankita@nvidia.com>","To":"=?iso-8859-1?q?Ilpo_J=E4rvinen?= <ilpo.jarvinen@linux.intel.com>","CC":"\"alex@shazbot.org\" <alex@shazbot.org>, \"kvm@vger.kernel.org\"\n\t<kvm@vger.kernel.org>, \"jgg@ziepe.ca\" <jgg@ziepe.ca>, Yishai Hadas\n\t<yishaih@nvidia.com>, Shameer Kolothum Thodi <skolothumtho@nvidia.com>,\n\t\"kevin.tian@intel.com\" <kevin.tian@intel.com>, \"bhelgaas@google.com\"\n\t<bhelgaas@google.com>, LKML <linux-kernel@vger.kernel.org>,\n\t\"linux-pci@vger.kernel.org\" <linux-pci@vger.kernel.org>","Subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","Thread-Topic":"[PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU\n readiness check via CXL DVSEC","Thread-Index":"AQHc0Zgo2hBh5DA290mJYllfRy6fsLXpj50AgAAPNW8=","Date":"Tue, 21 Apr 2026 15:13:06 +0000","Message-ID":"\n <SA1PR12MB7199D0D2BAD762A5F2B2D78FB02C2@SA1PR12MB7199.namprd12.prod.outlook.com>","References":"<20260421140659.748577-1-ankita@nvidia.com>\n <5b2c6258-ade6-c35c-0edb-6da0ec96e987@linux.intel.com>","In-Reply-To":"<5b2c6258-ade6-c35c-0edb-6da0ec96e987@linux.intel.com>","Accept-Language":"en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","msip_labels":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=ZOz07ajE;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52851-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"ZOz07ajE\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.198.16","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"SA1PR12MB7199:EE_|DS0PR12MB9323:EE_","x-ms-office365-filtering-correlation-id":"e6e01e1c-13e9-419f-5955-08de9fb87daa","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"\n BCL:0;ARA:13230040|366016|376014|1800799024|22082099003|38070700021|56012099003|18002099003;","x-microsoft-antispam-message-info":"\n OXX5DW+Z+bNFnRKpoMvuHLOPDhpHifiLLFzyLdNS1XHjJxSPdWgDsNe2SUY2V9wzu8JCxxJFUUx2eov40DUUv+tpVcHqrI8Kqj5ZyW7JM7os7p9Ex6oE02OykR3OUBgzGbtepJ3+Tk2hz+YL8HG+V1oXq5mwNLTHKfDfbtJlb6nC4VOSULHYtadces3hlwrnwzdS9YXU2TzrYIXkE0gltJ/GlTN5M1c3KJk2IGfZhKvGDLaYeFQyVtCyMFH+YmnQp3VzP1vIDASq4ER6adw9U6ONb8lyy6i6nISmRzcQbb0jVVn3MNFW0NpNgmnkT3FIid/90N9Cn03/OT1+d2oWBVukKKZgcSPJ7N1vx2FirTGL+z7Y1UkeZRCowPgqyR9VOJB4y+eo6UAKEOu8cQVtQVQOEy10ioCigUAWbwjVSt54dR8+QKJ2YdcTFNpdZsrObk01odwvR1WRB+xEIl5V+rFlFvZm7GPgTREtWY7w+BP+FhbcLnaMO7Igfjpm2oc+Hh1/8TGS1kanRwlJ8+tsV9UdG48/BdbawVZv91f+IBnSHhDahv2LD83kfX0Ee+wHTaweTVfIEnjjJx2rgM69qxSLdlFrb6u39HpR5LugJb8hiBw62pdhLWO3pUDnXXwfebyq7/hcdhPBJzw6iDxImfFvgNzCW6kWqwft4Secs0LzewS/WGZ4pADpf868t49N+rwmYTUhkZZbwQ8K+ts2wva5zGjN0YSiUAg6s3GIuv4z4xjFniouAud6xFCvVNi3b8V9MNKXOPLLDcKAznaPMKDP9D4n7obyTiOng9OnWbY=","x-forefront-antispam-report":"\n CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SA1PR12MB7199.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(376014)(1800799024)(22082099003)(38070700021)(56012099003)(18002099003);DIR:OUT;SFP:1101;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"=?iso-8859-1?q?oHe5ihQml59jPR6zVT0FYel?=\n\t=?iso-8859-1?q?bzvYaBOj4WkFeO4P2dJzi470AG1f7QFsvxCjIs5jn27lZz3KrNGLSiwgnO91?=\n\t=?iso-8859-1?q?DhTKDdD+grpCWRxPm8XGhc6Q8qcS8dLKd01gM89qH87NFqdHvPyy5uDD7O70?=\n\t=?iso-8859-1?q?eHWIOCdlDIoSO/2ZcfOeKLU3KZqecgn8EhLXf+lTjGsk3rL6qmAYORzTdGdq?=\n\t=?iso-8859-1?q?wFCGzghMTrI5/Ts83kDXS6R4UjKK1gJs5Oc0/Y9qUmECcqMD78MfhXrONufF?=\n\t=?iso-8859-1?q?olrIK7r2gm+4IUTAusTdi2s7CQ4RvAxLrYXnCT67bq5s2Q1uwCtwSg1GPf04?=\n\t=?iso-8859-1?q?oZC09eRbudFWxalABGpFOoDZAUi1N7lW7r+qEocn8p7Lufhx+sZBS21PaqzE?=\n\t=?iso-8859-1?q?nlIb93yEOh0y0ayDBuRMVci7rxtltXxcL1wIAleWr7rj6T+iN3MP7kzVVwpR?=\n\t=?iso-8859-1?q?sgqGHim4b+A2+7fvTu++br/QHJisgATLQLPQMskb8/jkABy8q+/WmAKSd5J6?=\n\t=?iso-8859-1?q?/mkTz20v/dN6/irnK3p8YxVJEVdQAQ95SIC4bHdV7BMwfFb2ZyVdfEC8ec9P?=\n\t=?iso-8859-1?q?c1rlqe+LTycGPnBdoQnR/k4PRQOjnHzzIeG2MeTEWeb9PRzz3XixOU29pZVx?=\n\t=?iso-8859-1?q?+rvpwjk+5PZh8Sx+KQ/0wrZ7d/quU//8a5GgwWjw1OcyjzLTK5CR3UWEhRag?=\n\t=?iso-8859-1?q?zbIvX+ycq57Srwaqclm1id1Q7e6sIBPP0p12r1sydEYaR8TP2BDTm08jdI9L?=\n\t=?iso-8859-1?q?rOARSCjXNBAvedc22rBF9NIEdqIIfgA+ZE4cpKZ+DhUBmdurDUw7S2MwDS3s?=\n\t=?iso-8859-1?q?8C76nU0Uuuddq6Rj0Yh2fr9BKeaEFWYrKN2qTUNNUmGIC3g3379wZEtjlXi9?=\n\t=?iso-8859-1?q?YR4TRrCEwBhXyxjNDuTNowOBaHzJNJrXm1BkTPcXxGCphq5a6cZFiji8/ug4?=\n\t=?iso-8859-1?q?pzOMuOqPgAaR3IIko8KMHHLlzAOPaSlosafWswK0ETPY5Ni2jzO5iFqUdAXT?=\n\t=?iso-8859-1?q?DkmxE5+eVRnN9pCWnM8r35K6fuOoL/NLW2ImvQ+i8spA1tHAf39StvLSiOc/?=\n\t=?iso-8859-1?q?YX9S2cNBpuj0hJTdyUPlGD4z0XITodlo1RLydxk1JtGtVDfaIg4nEGv2dvrA?=\n\t=?iso-8859-1?q?46wSfRPDg0YWTaP+4j7isvC8CBoymCAfIcdCbdDJiVnIEzKlqaxgTgcvDHXU?=\n\t=?iso-8859-1?q?bm5+rYicmu9YFmp0WPLxX5jRtqXd1P5sSN8gxE46Z5kCWHIvX5tP6BnRALYK?=\n\t=?iso-8859-1?q?AlpChsef8kwI9BVGTXPD2AFI7YbfjdT03LKbZGXWp1rijJ6Olk106UkJtus7?=\n\t=?iso-8859-1?q?/HWR52o+P5ghFr83MMZT1Lf4MNSAr0ah2CeNKaRjSnlh5z9qqSQCBZtGIjdj?=\n\t=?iso-8859-1?q?zMJTUIMpdJQyg/1eS0oXRtZaamyAYmkFF78YUIFlVbJYmvzlblCWWisYk2Bk?=\n\t=?iso-8859-1?q?2QnMSm3EBpCoFf0pkp6JZeQPfcmh/DxDZPo6qlmJRFjJLr6xkbjXZyZQl+DU?=\n\t=?iso-8859-1?q?jmoN0N1O/QOMVMeT1oUGKU/brD3A4uV5QfAkqq0wel4ipss8RMN2YwdiJcv0?=\n\t=?iso-8859-1?q?3SSsoeDTyJaFtESRFFwlIsjnEtmQq4rZ9+06qhhzqqEeYAsnx3RbjDYssf68?=\n\t=?iso-8859-1?q?qja96fNcn9ipOI0P+mumCcu1fvP5LztoNLbSs1V4jLU9Hv0DUmqZzi5vG8Ui?=\n\t=?iso-8859-1?q?sshqi3J/Ji8N6vEHQh0JQQ0RP/0700pgaEGqFe+knL095RctPqjz5BEgbEFZ?=\n\t=?iso-8859-1?q?OOg7KhvUl8EqSV8G68XbeRcHT?=","Content-Type":"text/plain; charset=\"iso-8859-1\"","Content-Transfer-Encoding":"quoted-printable","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"SA1PR12MB7199.namprd12.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n e6e01e1c-13e9-419f-5955-08de9fb87daa","X-MS-Exchange-CrossTenant-originalarrivaltime":"21 Apr 2026 15:13:06.3534\n (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n g+9GA6hJiG/H7BBEoe781wk06Ksbn4YmJcbs2STB7Ji5mGj8BfK/C+MnA1Jk5WuiHDmxAWHbBJKKaH5T4O9H5A==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DS0PR12MB9323"}},{"id":3680607,"web_url":"http://patchwork.ozlabs.org/comment/3680607/","msgid":"<f5f24e2f-c341-f948-e6d7-b3a3a54a07af@linux.intel.com>","list_archive_url":null,"date":"2026-04-22T12:44:40","subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","submitter":{"id":83553,"url":"http://patchwork.ozlabs.org/api/people/83553/","name":"Ilpo Järvinen","email":"ilpo.jarvinen@linux.intel.com"},"content":"On Tue, 21 Apr 2026, Ankit Agrawal wrote:\n\n> Thanks for the review Ilpo!\n> \n> >> + * Decode the 3-bit Memory_Active_Timeout field from CXL DVSEC Range 1 Low\n> >> + * (bits 15:13) into milliseconds. Encoding per CXL spec r4.0 sec 8.1.3.8.2:\n> >> + * 000b = 1s, 001b = 4s, 010b = 16s, 011b = 64s, 100b = 256s,\n> >> + * 101b-111b = reserved (clamped to 256s).\n> >> + */\n> >> +static inline unsigned long cxl_mem_active_timeout_ms(u8 timeout)\n> >> +{\n> >> +     return 1000UL << (2 * min_t(u8, timeout, 4));\n> >\n> > MSEC_PER_SEC\n> \n> Ack.\n\nI didn't see this change in v5.\n\n> > Also, don't forget to add include for units.h.\n> \n> Sorry why do we need to do this? The MSEC_PER_SEC is getting included through\n> jiffies.h.\n\nSorry, I mixed from what header it comes from and it doesn't exactly \ncomes from jiffies.h either. If C files rely on indirect includes \nthrough other header, it makes painful to refactor headers.","headers":{"Return-Path":"\n <linux-pci+bounces-52969-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=AtewZ49R;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-52969-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"AtewZ49R\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.15","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linux.intel.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0zd65J4Xz1yD5\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 22:51:54 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id DBF95302F382\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 12:44:51 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C15A43D7D6A;\n\tWed, 22 Apr 2026 12:44:50 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [198.175.65.15])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 868BB23B61B;\n\tWed, 22 Apr 2026 12:44:48 +0000 (UTC)","from orviesa010.jf.intel.com ([10.64.159.150])\n  by orvoesa107.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 22 Apr 2026 05:44:48 -0700","from ijarvine-mobl1.ger.corp.intel.com (HELO localhost)\n ([10.245.244.4])\n  by orviesa010-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 22 Apr 2026 05:44:44 -0700"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776861890; cv=none;\n b=K52DHju8GjYwWOE8pWGqK+w+jLPkITfl6sNzmgOBAjTX0Oc52158cUkIxnRUp20uhx1RIK2D6rwGsZqMDPA+5G4rQdA8o0wWRincdiJuOh9pz55r1D0qSntFkoGN3o0gHuWw+AEoztTpjE54cM4uGpUG2wPvThojatOhA9ySBe0=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776861890; c=relaxed/simple;\n\tbh=0/7lueA2Coq/fIj2w5spvOXbiQ/jGqxrY/KgNmSXYxA=;\n\th=From:Date:To:cc:Subject:In-Reply-To:Message-ID:References:\n\t MIME-Version:Content-Type;\n b=eWafKydQPF224HhMacfyYHJGQ85yB0/tZPbh3gAeyxPgvoeulF1L5/BFCdUxD2+Vxfe1hV0FtThN1aUssJk9Xua4Hm8jNnLQ8FOObh+urKjUrHk+83wQG+0iykyC+YPY7N0JfqHsWvj4KBD+XiKVVIG9dC/cusUED6UOJeTsUqE=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n spf=pass smtp.mailfrom=linux.intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=AtewZ49R; arc=none smtp.client-ip=198.175.65.15","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n  t=1776861889; x=1808397889;\n  h=from:date:to:cc:subject:in-reply-to:message-id:\n   references:mime-version:content-id;\n  bh=0/7lueA2Coq/fIj2w5spvOXbiQ/jGqxrY/KgNmSXYxA=;\n  b=AtewZ49Ru8G0r3/8DnwjchHty5ZnT/GhIjLMTULgnvg/gCkhX+qofKL9\n   oTlzU/vG2sEsXymYf7GwZzlRmWKFpHG9X9e9zbXDe1vO2EXmEAB1IRy2N\n   UY/p8u54zhT5R1XDGoVg2YAvnkKYNLAJClQwkzcx4tGvQSwouagDIMETS\n   B9dE6xm0wVkXRDFoMH4Z9cXtrbbNP8H0AeQVGLiJGkxzkct+5bjHQxK/i\n   7ZZr/t4j4euaOKLtQttMttooqjtyhdThQcfn+4HsxgBcj6UZTUDZOwrBH\n   24pmhX8soefn/rESijwEZI2m43rwK1C6gFTwefUlIE3PShyqnW0R970gk\n   A==;","X-CSE-ConnectionGUID":["Edpy5c4HT0u11CGxnTjSWw==","/zfhl7BvQB214qBw7GOgZA=="],"X-CSE-MsgGUID":["327jPyrjSZqAgpyTTqb0ug==","2VclRZT3Q3uzG8HNFid9Fg=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11764\"; a=\"81422471\"","E=Sophos;i=\"6.23,192,1770624000\";\n   d=\"scan'208\";a=\"81422471\"","E=Sophos;i=\"6.23,192,1770624000\";\n   d=\"scan'208\";a=\"231449286\""],"X-ExtLoop1":"1","From":"=?utf-8?q?Ilpo_J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>","Date":"Wed, 22 Apr 2026 15:44:40 +0300 (EEST)","To":"Ankit Agrawal <ankita@nvidia.com>","cc":"\"alex@shazbot.org\" <alex@shazbot.org>,\n    \"kvm@vger.kernel.org\" <kvm@vger.kernel.org>,\n \"jgg@ziepe.ca\" <jgg@ziepe.ca>,\n    Yishai Hadas <yishaih@nvidia.com>,\n    Shameer Kolothum Thodi <skolothumtho@nvidia.com>,\n    \"kevin.tian@intel.com\" <kevin.tian@intel.com>,\n    \"bhelgaas@google.com\" <bhelgaas@google.com>,\n    LKML <linux-kernel@vger.kernel.org>,\n    \"linux-pci@vger.kernel.org\" <linux-pci@vger.kernel.org>","Subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","In-Reply-To":"\n <SA1PR12MB7199D0D2BAD762A5F2B2D78FB02C2@SA1PR12MB7199.namprd12.prod.outlook.com>","Message-ID":"<f5f24e2f-c341-f948-e6d7-b3a3a54a07af@linux.intel.com>","References":"<20260421140659.748577-1-ankita@nvidia.com>\n <5b2c6258-ade6-c35c-0edb-6da0ec96e987@linux.intel.com>\n <SA1PR12MB7199D0D2BAD762A5F2B2D78FB02C2@SA1PR12MB7199.namprd12.prod.outlook.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"multipart/mixed; BOUNDARY=\"8323328-1664857874-1776861576=:1863\"","Content-ID":"<d7564a2b-1248-bf08-3a0d-37fd4f304635@linux.intel.com>"}},{"id":3680640,"web_url":"http://patchwork.ozlabs.org/comment/3680640/","msgid":"<SA1PR12MB7199B36C260415CE2538B466B02D2@SA1PR12MB7199.namprd12.prod.outlook.com>","list_archive_url":null,"date":"2026-04-22T13:53:11","subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","submitter":{"id":86155,"url":"http://patchwork.ozlabs.org/api/people/86155/","name":"Ankit Agrawal","email":"ankita@nvidia.com"},"content":"> I didn't see this change in v5.\n\nSorry I sent out the wrong version. Fixed in v6.\n\n> Sorry, I mixed from what header it comes from and it doesn't exactly \n> comes from jiffies.h either. If C files rely on indirect includes \n> through other header, it makes painful to refactor headers.\n\nAdded linux/time64.h. That is a one hop to vdso/time64.h. AIU\nvdso headers aren't meant to be included directly by drivers.","headers":{"Return-Path":"\n <linux-pci+bounces-52972-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=LjELJeCQ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52972-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"LjELJeCQ\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.46.37","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g110L0JT0z1yD5\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 23:53:38 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 0FEB13010EC4\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 13:53:17 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 3472A2D0C94;\n\tWed, 22 Apr 2026 13:53:16 +0000 (UTC)","from CO1PR03CU002.outbound.protection.outlook.com\n (mail-westus2azon11010037.outbound.protection.outlook.com [52.101.46.37])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 0387724886A;\n\tWed, 22 Apr 2026 13:53:14 +0000 (UTC)","from SA1PR12MB7199.namprd12.prod.outlook.com (2603:10b6:806:2bc::21)\n by SA1PR12MB999229.namprd12.prod.outlook.com (2603:10b6:806:4db::12) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.16; Wed, 22 Apr\n 2026 13:53:12 +0000","from SA1PR12MB7199.namprd12.prod.outlook.com\n ([fe80::928c:89d8:e8d6:72dd]) by SA1PR12MB7199.namprd12.prod.outlook.com\n ([fe80::928c:89d8:e8d6:72dd%5]) with mapi id 15.20.9846.012; Wed, 22 Apr 2026\n 13:53:12 +0000"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776865996; cv=fail;\n b=EGDGqVtgGR5qO7K9QAjsBz7zl64cfsoljGY+wSlAyXX90HwFeJTLpaSEZ7kS5EpPMThk3G6cMP+b3mXjrIBOS2JwxU/FfjnGtPYyrIbUpsvUM40fLM9zTtpUdETezBg/T7V998Jw4XkKfP3nIKX3kqvGPopo7SukscyMj1hxYaA=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=priDxM4ht6WnTVCt0k6/bwHtaO8RGSX3e+TurFuqDVuiyGbM4UAoeLeQwJ/NXyNNSRjLj8yoYb5z/G87LbpnrJXvTJgSAk/Upn/LYb0UQy/bfMYrPsV8oRa68HZEdn8bhukJ6EqyJdY4+aHsJPjV7cmROvTtChHl+4SnlrlKngnK6d/JvTqLFCHDV7LhEuuZNMs6O0/3uNnuJ3T62C+zQIKwVGxE9UOjBDQ0D3x2Nsb9RtgEqjKXDt3Sqxl6OBIVHv3XGbLYwgXrF+4sQp5WqXuVZD2YGTTh9WWXCar1Yl9cCCETP6Ddaxtvzfutze+sPaFEtV14OFpRLs316Bb0Mg=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776865996; c=relaxed/simple;\n\tbh=u1RfyaBpv4fPJlP9mdg+EaA3UiiTsThes8As2kgO8nU=;\n\th=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=XRqg8+ehy6QmFZzep4nLCNmKo20vPP5Ab47DeVE8aYCqX7z2S63ipXGcS+z28nVY7Lmltn3pYlYjXALMwImltmyEfhBypBazDcnJ7mnkm9WsM9QD9E2k9bAbfNG7kr8dC6qaau3agKEuvLiZ9rX3ErqnG0/jDuuGHHB2wKR/T6w=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=u1RfyaBpv4fPJlP9mdg+EaA3UiiTsThes8As2kgO8nU=;\n b=YtUayZYxSyFG3vw0gcLJwRAiZH8y0yXYzk8bA+auFcRxnROammXtIz3TcPrWkQG/YBGkcxdkfYfFE/4iLL85GqJRXqGnOZWw6lJkfWpdOqhlSE9ZdMPRDCzq61twtDBsnmmImvJ2kGsRHJW5VLpyd8CJjJcTAEnjnCkcc7rhodXWQ5IbC2aMBVnHFiw55ztM7cZmRBG2xpA4OkXs1T+EDUnAyk+4/vSb5dkyZ7EXBSwB9iLP+37e9sjbdZ9lk8VUnbZ8G60nV4R9vrnOCj9E89mQe592PIlV/qqvHbKWJ+uckC7i4BsbFAyE9G2WYyQ3GP1G9MJbdELqgo3PcTJZ2g=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=LjELJeCQ; arc=fail smtp.client-ip=52.101.46.37","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;\n dkim=pass header.d=nvidia.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=u1RfyaBpv4fPJlP9mdg+EaA3UiiTsThes8As2kgO8nU=;\n b=LjELJeCQUgvk0Kb9gPVszelRETN3pdVdXVWYDHogYIivXY+faiZUvyAJ3SamTabDh+UuCzMRAlaDJNbxoy9MJVy6PnYQmbFGnjqJWFxaD06NYofQtW+LyPEApsukWXyWVr1IWah0fBS83MuzD5m7UI3uXRl6IEYYizc0q6pqWig+1QdBfD7lN+rhRdeY1gdo0H6pnrK26z8TcxqU61rdnvP6GtfarStl7wZmQIB4fl7q8Hc+qNXp9ufWo/5ktFPsqUe6UqGvdWHfgc6921BBH4lCwifpnieSbOYLWCdt392KeUpdCQOVDDX6SU8ZbhwEuidQNw2x+ZAZlZRuHGSbrA==","From":"Ankit Agrawal <ankita@nvidia.com>","To":"=?iso-8859-1?q?Ilpo_J=E4rvinen?= <ilpo.jarvinen@linux.intel.com>","CC":"\"alex@shazbot.org\" <alex@shazbot.org>, \"kvm@vger.kernel.org\"\n\t<kvm@vger.kernel.org>, \"jgg@ziepe.ca\" <jgg@ziepe.ca>, Yishai Hadas\n\t<yishaih@nvidia.com>, Shameer Kolothum Thodi <skolothumtho@nvidia.com>,\n\t\"kevin.tian@intel.com\" <kevin.tian@intel.com>, \"bhelgaas@google.com\"\n\t<bhelgaas@google.com>, LKML <linux-kernel@vger.kernel.org>,\n\t\"linux-pci@vger.kernel.org\" <linux-pci@vger.kernel.org>","Subject":"Re: [PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","Thread-Topic":"[PATCH v4 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU\n readiness check via CXL DVSEC","Thread-Index":"AQHc0Zgo2hBh5DA290mJYllfRy6fsLXpj50AgAAPNW+AAWmPAIAAEihH","Date":"Wed, 22 Apr 2026 13:53:11 +0000","Message-ID":"\n <SA1PR12MB7199B36C260415CE2538B466B02D2@SA1PR12MB7199.namprd12.prod.outlook.com>","References":"<20260421140659.748577-1-ankita@nvidia.com>\n <5b2c6258-ade6-c35c-0edb-6da0ec96e987@linux.intel.com>\n <SA1PR12MB7199D0D2BAD762A5F2B2D78FB02C2@SA1PR12MB7199.namprd12.prod.outlook.com>\n <f5f24e2f-c341-f948-e6d7-b3a3a54a07af@linux.intel.com>","In-Reply-To":"<f5f24e2f-c341-f948-e6d7-b3a3a54a07af@linux.intel.com>","Accept-Language":"en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","msip_labels":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=LjELJeCQ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52972-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"LjELJeCQ\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.46.37","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nvidia.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"SA1PR12MB7199:EE_|SA1PR12MB999229:EE_","x-ms-office365-filtering-correlation-id":"d03d93b7-a210-4433-eade-08dea0767e6e","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"\n BCL:0;ARA:13230040|366016|1800799024|376014|22082099003|18002099003|38070700021|56012099003;","x-microsoft-antispam-message-info":"\n v1xe+3zDgMBUVzDploOcP1xlAFm0Wouny30UbBtKhKhkFCXXYtknncdsl7oEOWBBpuBH/7r8nuhV+iPZXbnsfcKHGqC12p1ohJNKZMKFILQNWWNMloRRNOU2O5YA03g7Lh2NJF14JbP0sPHGM/F7Svdp52pl+FUZ5xNCT7xCof1oC3mD8VpnNMhvzlyjaQIkAnfga1ARoG2+zzcIwc8c5bbldDG0spjMnZLukp5/MBddeljCi/KioZEM8yb47q/uhe1bVA939K3pY7yz7N8BckNhC7yYtT90j2HbbGu4mk3GwOLMSbKtc3/AZ/3kkUFr5MZ2fXRA7RfgDHcRzVcSVQB+7KcT7JK7YAHbQnlbJcwpqpFTf2ykpFpZGd9k8aReb1Td4eVCn+Jqml9qi7/uaKCjI5rZJ5glWqEbJkSq1UGi961b6M7dH78Qfp6OEYJ6P4kSE3TUgXCNoZo83FsltNajgLOwAeAeE/fOPSmZnDtV9gS/4i/vthCGIX6N1qrHKC/ToAUsMgoZW7Qd2y4mORUpaPzKJoAtsn8NTxZCaCcpoa2JwSoDQjXH0AIjp5siIHR5Ay14LQihfmef0ez6xMSpD15pztlLFPuhFrNJBsLEZXovdxooOu3QRSDX0Zu3+dQHFvJ/w95hB4HuGi8Kl2RGy8zQ9K/+WQ0ArfVW0IpC6xHAwsCGVWNkba3UcEE8X1loqEN7S8oFJbK+1SNtrLTbDE+nflVlc76tjhK0qK/O6WTeeYoleNLzog3Oiy6w6tQwXJ4XWuqs5IgGIn4cSIp3zUQpOX4pYkDu9bZiAP0=","x-forefront-antispam-report":"\n CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SA1PR12MB7199.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(22082099003)(18002099003)(38070700021)(56012099003);DIR:OUT;SFP:1101;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"=?iso-8859-1?q?IyqLRUV3nfeiEgNEjThOvog?=\n\t=?iso-8859-1?q?gkuR+4RWLfC0FrI1vyE7/2zhSpEssCwykVGhDgLCDXEKDcTNcYCjkeLb8Win?=\n\t=?iso-8859-1?q?NNjb+tgQCC+O8p1iF2WinRK71yrpW9E3zCeyWPwMGdpDhMol7/HVrediNC00?=\n\t=?iso-8859-1?q?MpozKZl24FcH6TBoi+L+L2fTyTFxaWui9nXCeeiozqQcQQpLR/VdKU33+FWg?=\n\t=?iso-8859-1?q?NZDCwlWbgp3dgMY3/6Rk7OKZ2zaGqeHJ8ZookOWrr8481zAgjX7IsSX+S8qF?=\n\t=?iso-8859-1?q?EhBmBIheORq4M2uKZXvDVHeY8LIlYGmsNrmziedXASHv6mEuz/xpnhJ2ma9F?=\n\t=?iso-8859-1?q?myHpDZAtBsS65EYE/Bbwzc4kO/gqhetrGlus/ka+XfGRiho+4pQc40WxuR1U?=\n\t=?iso-8859-1?q?CwEaJD46olrq5f8xcSxtBjnlVI/EXnU58GeEi7q6QomWgs44eU1ctLDa+uf8?=\n\t=?iso-8859-1?q?Cq15pgX2P83tlg7zPwVtwGoIpMB+4N0EerlWFHDh/o1ewszuHUNvFAnormVX?=\n\t=?iso-8859-1?q?j60I0tjc+rmRXAKawxoYBSkS/NeYbdgXnFOhA0tw37LYkWJIsTDfCxh0gLhZ?=\n\t=?iso-8859-1?q?W7UnUdQnyCoBl0iSV0yj9Q8RqPz0yk6GlwaBF+OXDG+So//rcanfeEEPTyOt?=\n\t=?iso-8859-1?q?ZDbfivQO6O0ARdqOiZ8JmUXU9WLjoEupGPNg3B/gZD933ta12UWtc0/CRsT1?=\n\t=?iso-8859-1?q?6RG7BcUg2WxCYdmwlk1Hc9qlDebVOUbWjPr093mb+0u53n6OrXrIG0YUg0PW?=\n\t=?iso-8859-1?q?ChSqy5K4V4Gnqv151HSjs3B9xvTN02YviOm+bvFb/2sb8l01bC4DWJFaz4kK?=\n\t=?iso-8859-1?q?KGuAozx4PLRQCe4m1QOHHjPeTWNGHt5sIvk6LYaHprIsB/ye5RlK2cxdggy+?=\n\t=?iso-8859-1?q?tSQBRECs2k3MZCXRhZcDn3Dylt/wjGzeGH1I/PO6Nn8bu+hbFGTE8v/xFJJZ?=\n\t=?iso-8859-1?q?BGNaCvzQNvhG1OpBiosHVQ6MEBVaj7Nh0BQZmQTe0m8Qs9AGn2hZFFZh44Mn?=\n\t=?iso-8859-1?q?GjSeDQ8q+V9ph59nMD3E6ugJSMasKXLpDtycegTUM9auexz3cL9+cfYQe6GX?=\n\t=?iso-8859-1?q?GUPkE1gNExN++jCHDwhC2UVOdCJkjS8+onJuDXsJp69rEz/YJf5iFEC0Z2LF?=\n\t=?iso-8859-1?q?OIpqBK68pwgUNiUkv0BBsAr8FRYjZSSbl8Db/2I4x563aF7+JRT2z+QG/DdH?=\n\t=?iso-8859-1?q?rPK72oKUzdPOrmjZlI4ggM/e6bm9Yq0ufRqby8gQQ17Tub/ZSg8BuExby6gJ?=\n\t=?iso-8859-1?q?MlP4uem530yDNwjJkhJlCk+GnOSF+XWTXVicWC0y5PIbsoBMrNPjqQxcEBJD?=\n\t=?iso-8859-1?q?/n+m65Re0ihGAgeNzdY4+VgGq0BCZ2vGO0jklHAdRI7A6fs9TVx9xtH3huEp?=\n\t=?iso-8859-1?q?cejE8AETKcSl6gQRy2EuXm+bnGOQQCduqOBpwZSfg0OYSvnsyfMJlueLEHBt?=\n\t=?iso-8859-1?q?+b0dcJWC8z+vTLG5QQK67hELRXMVp0lxU1+Ri6vd/ONiUkzCuStpe6soTo3n?=\n\t=?iso-8859-1?q?1V9ljixK9hF2V2EKBhnbndNmxBJUFiiK8rtjq7pBbHOCEBApmROCqtKDGQ4o?=\n\t=?iso-8859-1?q?giRFWW+4VWgF5jX4f10gAo992Rqz7X/gOp+Vr6sWs/7V/khQMtOU46BRAt2p?=\n\t=?iso-8859-1?q?RQ4Bl1hiPut8IatxMY/cmBDVRWhZUhJnqDpijy4tcXgXcLFMuS+O41dpa+lJ?=\n\t=?iso-8859-1?q?7V0694IAuEpJavgLGnG+gGDE6cZsjAW1AU1bfvw/Fyafr4Vwc9i36S8ooLJb?=\n\t=?iso-8859-1?q?NMB2J8LyGyYxdxt2Pd99yyg6o?=","Content-Type":"text/plain; charset=\"iso-8859-1\"","Content-Transfer-Encoding":"quoted-printable","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"SA1PR12MB7199.namprd12.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n d03d93b7-a210-4433-eade-08dea0767e6e","X-MS-Exchange-CrossTenant-originalarrivaltime":"22 Apr 2026 13:53:12.0243\n (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n JIpWzMfMomnB0UGSjqweAjsIt2kox6xOpYCEYcqA1ZQ7eRjJeq3dm0IVNxgywjuJ8LXIoviTDV2OqQD9WyWwsg==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"SA1PR12MB999229"}}]