[{"id":3678527,"web_url":"http://patchwork.ozlabs.org/comment/3678527/","msgid":"<BN9PR11MB5276004A82F75505C81EF94D8C202@BN9PR11MB5276.namprd11.prod.outlook.com>","list_archive_url":null,"date":"2026-04-17T07:16:02","subject":"RE: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","submitter":{"id":4529,"url":"http://patchwork.ozlabs.org/api/people/4529/","name":"Tian, Kevin","email":"kevin.tian@intel.com"},"content":"> From: Ankit Agrawal <ankita@nvidia.com>\n> Sent: Thursday, April 16, 2026 9:45 AM\n> \n> +\n> +static int nvgrace_gpu_wait_device_ready_cxl(struct\n> nvgrace_gpu_pci_core_device *nvdev)\n> +{\n> +\tstruct pci_dev *pdev = nvdev->core_device.pdev;\n> +\tint cxl_dvsec = nvdev->cxl_dvsec;\n> +\tunsigned long mem_info_valid_deadline;\n> +\tunsigned long timeout;\n> +\tu32 dvsec_memory_status;\n> +\tu8 mem_active_timeout;\n> +\n> +\tpci_read_config_dword(pdev, cxl_dvsec +\n> PCI_DVSEC_CXL_RANGE_SIZE_LOW(0),\n> +\t\t\t      &dvsec_memory_status);\n> +\n> +\tif (cxl_dvsec_mem_is_active(dvsec_memory_status))\n> +\t\treturn 0;\n> +\n> +\tmem_active_timeout =\n> FIELD_GET(PCI_DVSEC_CXL_MEM_ACTIVE_TIMEOUT,\n> +\t\t\t\t       dvsec_memory_status);\n\nSashiko pointed out that \" the Memory_Active_Timeout field is\nonly valid when the Memory_Info_Valid bit is set \". If it's true\nthen blindly reading it here is incorrect.\n\nhttps://sashiko.dev/#/patchset/20260416014504.63067-1-ankita%40nvidia.com\n\n> @@ -1146,11 +1218,16 @@ static bool\n> nvgrace_gpu_has_mig_hw_bug(struct pci_dev *pdev)\n>   * Ensure that the BAR0 region is enabled before accessing the\n>   * registers.\n>   */\n> -static int nvgrace_gpu_probe_check_device_ready(struct pci_dev *pdev)\n> +static int nvgrace_gpu_probe_check_device_ready(struct\n> nvgrace_gpu_pci_core_device *nvdev)\n\nthe comment above should be updated too.","headers":{"Return-Path":"\n <linux-pci+bounces-52689-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=BeiDjVin;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52689-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"BeiDjVin\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=198.175.65.10","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=intel.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=intel.com;"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxmQg0L4Lz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 17:16:43 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 6913630BDCBE\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 17 Apr 2026 07:16:11 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C53A531B830;\n\tFri, 17 Apr 2026 07:16:06 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [198.175.65.10])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A914346A10;\n\tFri, 17 Apr 2026 07:16:05 +0000 (UTC)","from orviesa004.jf.intel.com ([10.64.159.144])\n  by orvoesa102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 17 Apr 2026 00:16:06 -0700","from fmsmsx903.amr.corp.intel.com ([10.18.126.92])\n  by orviesa004.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 17 Apr 2026 00:16:05 -0700","from FMSMSX902.amr.corp.intel.com (10.18.126.91) by\n fmsmsx903.amr.corp.intel.com (10.18.126.92) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.37; Fri, 17 Apr 2026 00:16:04 -0700","from fmsedg903.ED.cps.intel.com (10.1.192.145) by\n FMSMSX902.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.37 via Frontend Transport; Fri, 17 Apr 2026 00:16:04 -0700","from PH7PR06CU001.outbound.protection.outlook.com (52.101.201.7) by\n edgegateway.intel.com (192.55.55.83) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.37; Fri, 17 Apr 2026 00:16:03 -0700","from BN9PR11MB5276.namprd11.prod.outlook.com (2603:10b6:408:135::18)\n by DSSPR11MB9665.namprd11.prod.outlook.com (2603:10b6:8:377::24) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9818.25; Fri, 17 Apr\n 2026 07:16:02 +0000","from BN9PR11MB5276.namprd11.prod.outlook.com\n ([fe80::f997:762f:f079:134f]) by BN9PR11MB5276.namprd11.prod.outlook.com\n ([fe80::f997:762f:f079:134f%5]) with mapi id 15.20.9818.023; Fri, 17 Apr 2026\n 07:16:02 +0000"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776410166; cv=fail;\n b=fBxrnK8jTRzv4Pw4bnz0lpwfLlLlWV3EBErL0ufdw3YsKU9Lle7UObzgrQ86cl5O19hAxFHgncgQSNYb2PRHckW1DB3OWeqtmHZptWrSXYsfhtGsq3cYfz3X1k96IubpqVym376PUgO2tamQmINRiwW1RPsyrU/+LuJsi+383mw=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=n1l2ojCsrc2B6mJxar8ZC4fVGg4a9n4XLCCA9TmCj5tncD/9UrvX16SqFl7NAUXeyGbhXXP/Br6QwDGOfUCoN3VdT7kSV+DWtYwWN+GyeCbaN3pPAF9LJdD1x19ctMjq6ghGRJnxNDuKt56eg4S0iZRybXjzG9XMD8K/PJOSlAdJgWsAvx85iAfYvs7SGaiprcm3xxljWUs1fiRJeZuw9yCfWWH7ZYUPN5zBHLu/kmTrwChrgAmUKnl8V96PIVvn36OmkCiUB/oAPEwofcAlhkiyLy2zbuH8gM2CX/n5JnhZOHEAfzLdT9t4a0/DeG/5v4s6eDYvSLn4w7hJmw2DOw=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776410166; c=relaxed/simple;\n\tbh=X4ga7xgZ5enWpd0MR/kuj1IBnmLJi/JU5geAjb9mkUk=;\n\th=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=PdX97kl0z0nvSJSOiYDKc9waIReD07PfGnTWVX0S+e7Pwx+KKmOsHMRQCeJ11UTvxrhyp4ju/s0cJhFeWYHlQg1LVcYjqhiWF7u72GuMal3DhpUGfPZpsw7y+kBml5rU1VhfAiLJMgbtXOdVnMzg9mHVzanggJJiUGGlwLr9rt8=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=KINzr1kygS3BzGFWICuVeQGZk9/ibknn55Vd211vVis=;\n b=dWkSd5Eg5vxPKm5Wy9zcPRDwYJ25ktkoPUcETL0JCkd2P0/P+4vu6F5fp/LFYr8NtPbKcttn2Bvuhenb3DwYSSGMmZ3VXagDgHSVBzLDfZibhs7Aiacf01pOu74htzSVbDybGnp5qGwq1SX+V/YQ+mwwSTbWeOxx3GLXXcKuLCDbAGvE0zNEqvhC39s8Bi6g6IS5K6O//sV8E2XAlTeilek6/FcRZYV4IR7buAA6/QXz7Sj/78ZAf7l0KeQ7sU2DS87HfcG922kzT19W0gkSqYLAiF2vk8oMij9RbV/olmaY4GMFiDS9VSz9ugf2zUR8tz6eL5KYeV0XuteHz4j7kQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com;\n spf=pass smtp.mailfrom=intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=BeiDjVin; arc=fail smtp.client-ip=198.175.65.10","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com;\n dkim=pass header.d=intel.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n  t=1776410166; x=1807946166;\n  h=from:to:cc:subject:date:message-id:references:\n   in-reply-to:content-transfer-encoding:mime-version;\n  bh=X4ga7xgZ5enWpd0MR/kuj1IBnmLJi/JU5geAjb9mkUk=;\n  b=BeiDjVin6w1+Ljw+94Hb14YcDGk5YF07fswRxr2dSjIoskfdhLbGrAer\n   RB2MH5T8y1RJggCLqqu7DlLVbYZlQCLqTpRktW9qBCj94yi8iGqr4UUVw\n   Lt181xXZpKGTSzth3u8CRDK72bAMquun5O3vkziaPPwZ8yP5s+4soCG6I\n   QkzuBuXlnDEj4aMnOmfgaLuFy8Uv3l5AB0nFZI57Rwkw6rh1u0MkqFOM4\n   4kzZlcHE5V1P0kzpTasU+JpLJhZyhsm0W41JW1gKID++G1dgv0rzD2jw+\n   amFbM4ZR/NZhroz1ja+4VJyuI8LtarMU0bdDqNh4J+Ps3ngK3E+dMY+yT\n   Q==;","X-CSE-ConnectionGUID":["Vhqgzzp1SC+myUuSqLusbw==","o84kJJEBSC6sMskjYZ2fzA=="],"X-CSE-MsgGUID":["8LFNke54Siq7P+iZEW4YlQ==","6oOUKSwYRuulELU/qWIEYQ=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11761\"; a=\"94825447\"","E=Sophos;i=\"6.23,183,1770624000\";\n   d=\"scan'208\";a=\"94825447\"","E=Sophos;i=\"6.23,183,1770624000\";\n   d=\"scan'208\";a=\"235339243\""],"X-ExtLoop1":"1","From":"\"Tian, Kevin\" <kevin.tian@intel.com>","To":"Ankit Agrawal <ankita@nvidia.com>, \"alex@shazbot.org\" <alex@shazbot.org>,\n\t\"kvm@vger.kernel.org\" <kvm@vger.kernel.org>","CC":"\"jgg@ziepe.ca\" <jgg@ziepe.ca>, \"yishaih@nvidia.com\" <yishaih@nvidia.com>,\n\t\"skolothumtho@nvidia.com\" <skolothumtho@nvidia.com>, \"bhelgaas@google.com\"\n\t<bhelgaas@google.com>, \"linux-kernel@vger.kernel.org\"\n\t<linux-kernel@vger.kernel.org>, \"linux-pci@vger.kernel.org\"\n\t<linux-pci@vger.kernel.org>","Subject":"RE: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","Thread-Topic":"[PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU\n readiness check via CXL DVSEC","Thread-Index":"AQHczULBRDpxt6EPl0SQXWXMF888C7Xi2NBQ","Date":"Fri, 17 Apr 2026 07:16:02 +0000","Message-ID":"\n <BN9PR11MB5276004A82F75505C81EF94D8C202@BN9PR11MB5276.namprd11.prod.outlook.com>","References":"<20260416014504.63067-1-ankita@nvidia.com>","In-Reply-To":"<20260416014504.63067-1-ankita@nvidia.com>","Accept-Language":"en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=BeiDjVin;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-52689-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"BeiDjVin\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=198.175.65.10","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=intel.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=intel.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"BN9PR11MB5276:EE_|DSSPR11MB9665:EE_","x-ms-office365-filtering-correlation-id":"e9bba4c4-a821-4ff6-40ba-08de9c512ef1","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"\n BCL:0;ARA:13230040|1800799024|366016|376014|38070700021|18002099003|56012099003|22082099003;","x-microsoft-antispam-message-info":"\n mlJRGEJqG1uqO0siMLd+twpvFqvL/rhO5jS6RBo/7eQvO5V78jQLRASabwgS/WupFkVWgFm0rW+jW7JY8RHr3MOiOlSL2F153/EJY4MEAyGDfx8eJEJO48eB786Apjz8KbZtvE/v+73jSPxfzV7d44jZh9Gvyz3csvPe2rLkMHlsZj36TvCiCQ62gTmOkvf3SjJUhR61T1W/zwcWCENGKxvx2sEUe9IxHvA28c+24W/Ue+i4hAkfHMlRuEcRtHEzlNLW8Im6nrw80P9Ls8lJxbCfCb82QYYbbP+/Jd3+jvd6JBchkiZ3xqKfWVpLGpjDz7aTMKwxiB70L8OajgPvSbfU7c1fERjyiNK1/vTsoMjegeXYt0S64m+JEWYAe9kPFiN8SgiKo4XyRgWlA9IV/jGaphoUYFDIZS3ALu6LP9bppjkaeXwiYhFTS2/8YQnOkth7V9XydpJABgPYkoE2r/00RiV0ABDygMv7exlAl1DOt5QJ1+SWxPQ60IRABPzuzIsuvi6YeLU4JjJTwHJbsHs9lB75mvgnWxEBmlPE3lq/KacD6m02okCRMpki/Q0M0IZ45vzgEpa3AHaush/x4TRCg28FSEMeJYJNvqtwwe0WmV/pss2zyVOK6QVxMBQ5duyNdvvzBlpa/SMENY2fytxjS2EZ8s+rpWPonJ/iOnM4KyICU//N+r4CWKR599kwUUtHDrmTre7LFLD65D+Mzqrku6fNLCyh/8WM3Xs33p8=","x-forefront-antispam-report":"\n CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BN9PR11MB5276.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(38070700021)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"\n 81h6woBPnmHgneonBcO4fLGL5i3/fFRO6E6kCW3E6Kkx/1z14X4bpHoQDfYdX7TY4PKkZ/PisEIvQ+AtfEY+QDhBL2+DLVy6CW4+/wM1KzoBtA0GM326cejr81uSbsflCyxqHNo6MtppyuMq5/2H/qCxcl1cRSujHL9zFmvg5ebNK9CbYiUpDo6Vbpj7gRN5bn4KNYUaRsTRyAtweoykBLMY17QXeSaiLJz01XaYFe+w4hJe3Z6NxIhozbN8aOcpTH0V6lB3ahJ329RPCqlXkNe+r4+U7h0tsnCogbLpPQ4jgSRVduu4xtTUWMTtE/Mdbj28vBLv2pSLweQnWavhOhmdLDHml1+bg9OhTl7LJ+mUVhzxeIgXoU2YnEfBDbzWpdWqAe/Ba/F1914IEHMGWJf3T7tp48v9hjp3d9ZkpyyMld58V6oaymFG8BtABedEDnvCpA170pRvcyoVbd7soX6mO7Y9g84BdEKgDAY48o+oSwIuLhj5ftDfbKNEHnFbKEBYVg5VCCDLOc4rwt80HHG9RteWdPClH3BPRC/G7IZ95ruo8FZw/ZWKZPHqB9Px6gkttSIoXDBEDzD+vl97Tl79sI/k4/JlEmXVBWOFQklg7T1qyD3lh/BYCTfinOrAToePDr1PJAip3AoHKHiE3zGNFpNaSDrp0l/zJSmzYZE2OAdTLtsTpBnt74d/A4GxSRAQc3Q0/ZsLIVvM7QLsj6CI0lijXy2OiSPPcMoVwmQalZGy2R/MQke5FIdc+hyDX6XAt4N50mwI8B11MQNVyaUCiAg1V76+R9b1hyXBefngseTJ0176Oqz20EF9umjeyTQgSaegiOmVS7bqjG5IYlFFdCOJ9dhyl/ajYDPj175NHFDpUt7cc2FCTHB1Pj1BGvjEbJJqzGjsqbORxpss6SjRgHjcsu1+xJWJgFTG0l6+joE+l0uCE0QaVkaD+j/PV/T3XAsi7iD72bfrzTrIoqKAh8iqYZtOtKSNrWgnUSwBldJ07y49o9Fu9W484hcdrotF0Pax4hFAHr1czBJHdXMJAp/dNGIsiw9i0x+ad4sXoX6ZwTFqqE1/2rMw7T9dkgkR5cxad69NVNXjRoyqcB2iFMiz8WwI+7gNRdFTjWqSdKUjfo8zUxsWM9jE496fDSbnzu+zlSnANyNXGZ4+zIRFAjR19W8/KE1SnJ1SMhpnVdx3Sl0DuHO04E/Bw/3xe9l+CvXNfnLxLFpdpd3wYEfZqrtSdqZxmT74Mab/1XL5Gb8v+bUxZzrx195zCtxf0HtumhJB2W5/KspCEpoZRLqHiEzjA6gkXgtNPfk8ZTUttzm4nhZk3SPaaZslQBRH3aLk4TkEcCvk0KcsP9hc4eGgLEgi2WGD4u0emFcf/NbcF6OB9eSugybgF59Q1CpkfbVAv6RySuZu62Rp8VWrq6djINULZYGmdVQaJCS1AjKD37t/vje95wlM8nuwgQHgHq3fLTWfTPD8MPZZursYfd0Z21wnBMMdTgt9mUYrjfW0tm4L1qdnUXNZBPY9lrnp4paax+SX+mFH+CJNsljNoli4bmGCsXy3b8572MTTsQDTFnX/D9MwtabpKHSRGFV4nfBYWNCndLLtW8VSjjKkyNawWR43GPk00MGOcdENIZr8DAXipBpDZ1dV0eYgi3mhP8+Zi447pXVpBfns7aonlzc332dCOV2nHrZIuJxfoqf+4ZubSowZ75b66BFz4dXq","Content-Type":"text/plain; charset=\"us-ascii\"","Content-Transfer-Encoding":"quoted-printable","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","X-Exchange-RoutingPolicyChecked":"\n QH4tLbfE00Mp1/Fh0knUW372Hjr4KMDRWaZ/xYvxKq530Xc87hdJQIx9ISRpkEZ4GRm/psNdHEfyEBC1UYGNNTtKw7evn77Px0amAkc+jEjEudr4gqc/eigdJgIUoHy52X59j1WJ405TcXAiC0crx9s80hG5dLQofB8IF/k6ase/V67C+ZUziFlmkO6l+84p3VciCzdBCAUASXy9Exsvw7SNgFlDN/1CXnKWry9KnU9sFwCE9+bvSY00RA3JALkgZKZy0h7LxY9g4QXDvhB05/VPSiPPqaNGSM7AJmnxIl/dOnniP0Cnpjjrb5Dx7nU8CDwg0sOQA3mMZ5nPPv9CyQ==","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"BN9PR11MB5276.namprd11.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n e9bba4c4-a821-4ff6-40ba-08de9c512ef1","X-MS-Exchange-CrossTenant-originalarrivaltime":"17 Apr 2026 07:16:02.6427\n (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"46c98d88-e344-4ed4-8496-4ed7712e255d","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n EtscV1X9+h9+qDGVe4MfYilMmpvXGrVpvK8pJtcZ5w2E/yEioLgp+dFBHj8ygaJb6Kg5os0d2U1O3Ya/OP2M8A==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DSSPR11MB9665","X-OriginatorOrg":"intel.com"}},{"id":3679415,"web_url":"http://patchwork.ozlabs.org/comment/3679415/","msgid":"<20260420132008.521631-1-nirmoyd@nvidia.com>","list_archive_url":null,"date":"2026-04-20T13:20:08","subject":"Re: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","submitter":{"id":91542,"url":"http://patchwork.ozlabs.org/api/people/91542/","name":"Nirmoy Das","email":"nirmoyd@nvidia.com"},"content":"On Thu, 16 Apr 2026 01:45:04 +0000, Ankit Agrawal <ankita@nvidia.com> wrote:\n> Add a CXL DVSEC-based readiness check for Blackwell-Next GPUs alongside\n> the existing legacy BAR0 polling path. On probe and after reset, the\n> driver reads the CXL Device DVSEC capability to determine whether the\n> GPU memory is valid. This is checked by polling on the Memory_Active bit\n> based on the Memory_Active_Timeout. Also check if MEM_INFO_VALID is set\n> within 1 second per CXL spec 4.0 Tables 8-13. If not, return error.\n>\n> A static inline wrapper dispatches to the appropriate readiness check\n> based on whether the CXL DVSEC capability is present.\n>\n> Add PCI_DVSEC_CXL_MEM_ACTIVE_TIMEOUT to pci_regs.h for the timeout\n> field encoding.\n>\n> Signed-off-by: Ankit Agrawal <ankita@nvidia.com>\n\nTested-and-Acked-by: Nirmoy Das <nirmoyd@nvidia.com>","headers":{"Return-Path":"\n <linux-pci+bounces-52777-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=cSajlonD;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-52777-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"cSajlonD\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.62.3","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fzmsc0VQhz1yD4\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 20 Apr 2026 23:43:32 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id A82B031E9237\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 20 Apr 2026 13:31:38 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 46A513A8732;\n\tMon, 20 Apr 2026 13:21:02 +0000 (UTC)","from DM5PR21CU001.outbound.protection.outlook.com\n (mail-centralusazon11011003.outbound.protection.outlook.com [52.101.62.3])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 0BDFB205E25;\n\tMon, 20 Apr 2026 13:21:00 +0000 (UTC)","from MW4PR03CA0283.namprd03.prod.outlook.com (2603:10b6:303:b5::18)\n by DM4PR12MB5817.namprd12.prod.outlook.com (2603:10b6:8:60::21) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.8; Mon, 20 Apr\n 2026 13:20:57 +0000","from MWH0EPF000C6195.namprd02.prod.outlook.com\n (2603:10b6:303:b5:cafe::fb) by MW4PR03CA0283.outlook.office365.com\n (2603:10b6:303:b5::18) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9791.48 via Frontend Transport; Mon,\n 20 Apr 2026 13:20:56 +0000","from mail.nvidia.com (216.228.117.160) by\n MWH0EPF000C6195.mail.protection.outlook.com (10.167.249.105) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9791.48 via Frontend Transport; Mon, 20 Apr 2026 13:20:56 +0000","from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 20 Apr\n 2026 06:20:33 -0700","from 82875d6-lcedt.nvidia.com (10.126.230.37) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Mon, 20 Apr 2026 06:20:32 -0700"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776691262; cv=fail;\n b=iVMxWCtqOY8jgAoC2bhza9eEb78/JpngOSapj6gxlW+0rnhQwVayJND8bE9Un/y/eZ/hjrqAx9sxfkx9A3zOMF1q3vowA6trXTL9pZ1ndmDvCQuorii2sHOJMtM2JRyLuer/Al7BEr0GbsO5W1iyg0MoM5I/5yZiPTlQHsbsw1o=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=SO2TVCwLB5nWB+0Bk8cS0smFHBZVx7UQK1ZWzpaCrP9mIsz5j9b3sfswWZmpQxW7IXmN6E1LK5bPHMryh7ed1HkSW+Ei/wNsGnpFJN+rrM+JUZKezjnnsffdiX03FgSHkaP0uE0D8sezV1RTrXa7cSesdFl7+TRQ8046D4hyuP0tUlotPrz2PFWzpCJ+K8E8KfW0Fit4Ef6iAYjrb4WqtQtce4C+YbW9QOtGZ7V7wwgDIZaKcPcsg6VscrfTkgy8QJAdtzlLLPoHcglmzA0v0L5oeAOUMI2HC6LN+tT76gl8/mIWJMGUwL+oDRjO6Ql8Wg37mi7kGyb2673L+pmLlw=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776691262; c=relaxed/simple;\n\tbh=2U8RjlkT9o5pESVkNtx6K3KrWZ3eic8qVQJFToRihSs=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=u9FjpQEVEaYUlfQ6RJtn780O7rDtRjTqgkEqFI2wzrTfAsid724kabE/0PRIX+NmtzpZvu7sa2/J+JlmzNbxW4hAg15W11T06xWU8IYP1AMyUR9zfS5ujXCmzcYlSlv2nRW0q1PD3mwjd+R4Yz5C+CFp1fG1JBYT7qzI+rNbreE=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=2U8RjlkT9o5pESVkNtx6K3KrWZ3eic8qVQJFToRihSs=;\n b=sXvwG2vTCYUORzwzCmTroJZTy0Sxc6osFJDnnmhjXY/MnIZ0OunvpT2wMMPpTFZ197PXmMJpCbAMAMyEF8sc7wAvtK9Z4XT5Cc3XqF7012abSwac6mdZDaa1moWREhVvpXRgyK13UlnuaEoDJByEu44ot1drDMzFUuV3NBLBAPTAy8BEZRYkAzK0eJlizkCM7TDqRfhWpi/lchgi0zNyzBYqnrvFkmPBRhGLlilr7jzml5bL4vmHiXqFwquvVDxTTV+ai4B6/FjLF/vVcEocgxE9Gk5T1L1UD1Y0YXZjoxJaxFNlYl1U0l1ehRyx7m+/YvIxPlWOmo2bfe/3JhJvoA=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=cSajlonD; arc=fail smtp.client-ip=52.101.62.3","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=shazbot.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=2U8RjlkT9o5pESVkNtx6K3KrWZ3eic8qVQJFToRihSs=;\n b=cSajlonDYShrINs6JXFNSNVwWP7IT+R/kHRsNgNt6SOrazR7Zds2cHxEQT0fC1t76ne7yYa6AMWHoGI9P81IQzYJLTDMXCZlL+7DOhp/+oG+2gL4Z79R4o6rZWnNlaR2sT+htofDEdBBlrzqYPdhpohQb/iqjKAdWLSPwkTkEn3Zy75loAnk3JTy0xPAWj1fAUXrttOTDFPlmnmdvqKvc1TrlRjSqw+y14/toKase7A4mmHTrmUEWl2ERXU8YbUrF6ChNRGkue5DhAWU74Odqj9zmSr6iWYuMS+9ut/pbOLMYgkXUH8vqXgFZcm/auoc4k1eJsFNm1nNRhZmCWK2Fw==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C","From":"Nirmoy Das <nirmoyd@nvidia.com>","To":"<ankita@nvidia.com>","CC":"<alex@shazbot.org>, <bhelgaas@google.com>, <jgg@ziepe.ca>,\n\t<kevin.tian@intel.com>, <kvm@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, <linux-pci@vger.kernel.org>,\n\t<skolothumtho@nvidia.com>, <yishaih@nvidia.com>, Nirmoy Das\n\t<nirmoyd@nvidia.com>","Subject":"Re: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness\n check via CXL DVSEC","Date":"Mon, 20 Apr 2026 06:20:08 -0700","Message-ID":"<20260420132008.521631-1-nirmoyd@nvidia.com>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260416014504.63067-1-ankita@nvidia.com>","References":"<20260416014504.63067-1-ankita@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-ClientProxiedBy":"rnnvmail203.nvidia.com (10.129.68.9) To\n rnnvmail201.nvidia.com (10.129.68.8)","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"MWH0EPF000C6195:EE_|DM4PR12MB5817:EE_","X-MS-Office365-Filtering-Correlation-Id":"35e9238f-c145-43ef-8f45-08de9edfa7eb","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|1800799024|376014|36860700016|82310400026|22082099003|56012099003|18002099003;","X-Microsoft-Antispam-Message-Info":"\n\toP27FdlmuhaeCoeT3+I2Ng8FRlR9p4NGWnV0kkGJDJg+SSWCvHvdj9wYu0tcdUJr8LmhIxg77Dy/gcwEFYdGm5v5kMFN21x3ZOrowgY9c5EBW70r7Q4j73FeTakjsCCfL1rFyMboq4vUVnq+1Bf1amfxEoxzwQrqz4s5vD/OWTSlGIAd8X5kCqTwSx2yZE8jH6OQA6Xp7ptpMJ+NCoOkzr5vcqk9qRLWsmkaJNiVio94xKebTrvHm6YGNtV0PyaKNTJ8cur2W/Je0VDDf5IzXD9hWchMGIccf4zus7EpQ0HfvfCbP1bBIMQA26LofP7BtRjD2vJuDfW1oD+roYO2LeyJtJtbBMphhJLkqBlBcB9/Ohqf34c0LGDQxMd5ps7Xx4y5EAUvtFdTX6L0Pfoy7aC4assBMeLlvQOURhwFPaNNtXdfyKKu62GcDH6MAJTOFz5sgaL00XJ9Gr0ud3cWYzKrClcZBXZYv3iraoJt6zrBSVPhP9SgmDpcFFjv3HMpoW6EkMRaW8mMjp47uc14Yrj1DfKfvuLY0HnuqtK5vF1vpoExn2u22h0FFGU/hkTg4AqpXvabCRsbp9mlw+dyZTtHhEa4Lk26R+ogP0WcABwumB1ZjdX2Wx1yn4ibhLdkub0g0HezlJekxT9AagU3hEzASKp3oNNwV7puXtg/fNRwXV8+IfDh2BvHsOOScW81TW5OmxTbx5x1I+G2Up+xAB7/V5FKxoIElfFtcmr7qjv5qVGZ20yXYuzMLGCDHIJrzhTX+QeIh4IhQdB4CeuFOw==","X-Forefront-Antispam-Report":"\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(376014)(36860700016)(82310400026)(22082099003)(56012099003)(18002099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\t1i8ErW+6m9EnCGKewreepWtDLRM5z21juXiCX0taQ2fIQ2q9nf/SqFFz/xdo/2dfonccLB2x+yGoN4OLeRSTu9pAPcAmzfTWSJmjLxOEMZ9CJictIeApYec5gsXi0ulTlgJo7wmb77HNRJmI+fOkH0ledUgPLINvA8ca3lJ2nN/SgXLIrf/vmRKH+9LcoACNAgm2mmX9G+ACb3qAEEzRdHO9NUnphpxe5TMFp0XjvLl0HzItypRgtwLBIyZVx0fe1/fS1/dngW7i4Fcpi52848d+5v5tDWFtmLUimDTRQf0DXl4GwGEMFyWfoPnHNJGrrhPTOObW9Vr5szh3KEncCsuAG0sNn4OsH+p69FxnsiycacLMRQxciKCjvwfbbDgztj+Pm5+Rv1AEHI753WVgIJAmlbbXzXlcu45ekpwm0gDr41KnbqThShyq2lmXZg4+","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"20 Apr 2026 13:20:56.4946\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 35e9238f-c145-43ef-8f45-08de9edfa7eb","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tMWH0EPF000C6195.namprd02.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DM4PR12MB5817"}},{"id":3679570,"web_url":"http://patchwork.ozlabs.org/comment/3679570/","msgid":"<202604210425.SVQZamM3-lkp@intel.com>","list_archive_url":null,"date":"2026-04-20T20:09:41","subject":"Re: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU\n readiness check via CXL DVSEC","submitter":{"id":67315,"url":"http://patchwork.ozlabs.org/api/people/67315/","name":"kernel test robot","email":"lkp@intel.com"},"content":"Hi Ankit,\n\nkernel test robot noticed the following build errors:\n\n[auto build test ERROR on awilliam-vfio/next]\n[also build test ERROR on awilliam-vfio/for-linus pci/next pci/for-linus linus/master v7.0 next-20260420]\n[If your patch is applied to the wrong git tree, kindly drop us a note.\nAnd when submitting patch, we suggest to use '--base' as documented in\nhttps://git-scm.com/docs/git-format-patch#_base_tree_information]\n\nurl:    https://github.com/intel-lab-lkp/linux/commits/Ankit-Agrawal/vfio-nvgrace-gpu-Add-Blackwell-Next-GPU-readiness-check-via-CXL-DVSEC/20260419-053131\nbase:   https://github.com/awilliam/linux-vfio.git next\npatch link:    https://lore.kernel.org/r/20260416014504.63067-1-ankita%40nvidia.com\npatch subject: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness check via CXL DVSEC\nconfig: s390-allmodconfig (https://download.01.org/0day-ci/archive/20260421/202604210425.SVQZamM3-lkp@intel.com/config)\ncompiler: clang version 18.1.8 (https://github.com/llvm/llvm-project 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)\nreproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20260421/202604210425.SVQZamM3-lkp@intel.com/reproduce)\n\nIf you fix the issue in a separate patch/commit (i.e. not just a new version of\nthe same patch/commit), kindly add following tags\n| Reported-by: kernel test robot <lkp@intel.com>\n| Closes: https://lore.kernel.org/oe-kbuild-all/202604210425.SVQZamM3-lkp@intel.com/\n\nAll errors (new ones prefixed by >>):\n\n>> drivers/vfio/pci/nvgrace-gpu/main.c:296:23: error: call to undeclared function 'FIELD_GET'; ISO C99 and later do not support implicit function declarations [-Wimplicit-function-declaration]\n     296 |         mem_active_timeout = FIELD_GET(PCI_DVSEC_CXL_MEM_ACTIVE_TIMEOUT,\n         |                              ^\n   1 error generated.\n\n\nvim +/FIELD_GET +296 drivers/vfio/pci/nvgrace-gpu/main.c\n\n   280\t\n   281\tstatic int nvgrace_gpu_wait_device_ready_cxl(struct nvgrace_gpu_pci_core_device *nvdev)\n   282\t{\n   283\t\tstruct pci_dev *pdev = nvdev->core_device.pdev;\n   284\t\tint cxl_dvsec = nvdev->cxl_dvsec;\n   285\t\tunsigned long mem_info_valid_deadline;\n   286\t\tunsigned long timeout;\n   287\t\tu32 dvsec_memory_status;\n   288\t\tu8 mem_active_timeout;\n   289\t\n   290\t\tpci_read_config_dword(pdev, cxl_dvsec + PCI_DVSEC_CXL_RANGE_SIZE_LOW(0),\n   291\t\t\t\t      &dvsec_memory_status);\n   292\t\n   293\t\tif (cxl_dvsec_mem_is_active(dvsec_memory_status))\n   294\t\t\treturn 0;\n   295\t\n > 296\t\tmem_active_timeout = FIELD_GET(PCI_DVSEC_CXL_MEM_ACTIVE_TIMEOUT,\n   297\t\t\t\t\t       dvsec_memory_status);\n   298\t\n   299\t\ttimeout = jiffies +\n   300\t\t\t  msecs_to_jiffies(cxl_mem_active_timeout_ms(mem_active_timeout));\n   301\t\n   302\t\tmem_info_valid_deadline = jiffies + msecs_to_jiffies(POLL_QUANTUM_MS);\n   303\t\n   304\t\tdo {\n   305\t\t\tpci_read_config_dword(pdev,\n   306\t\t\t\t\t      cxl_dvsec + PCI_DVSEC_CXL_RANGE_SIZE_LOW(0),\n   307\t\t\t\t\t      &dvsec_memory_status);\n   308\t\n   309\t\t\tif (cxl_dvsec_mem_is_active(dvsec_memory_status))\n   310\t\t\t\treturn 0;\n   311\t\n   312\t\t\t/* Bail early if MEM_INFO_VALID is not set within 1 second */\n   313\t\t\tif (!(dvsec_memory_status & PCI_DVSEC_CXL_MEM_INFO_VALID) &&\n   314\t\t\t    time_after(jiffies, mem_info_valid_deadline))\n   315\t\t\t\treturn -ETIME;\n   316\t\n   317\t\t\tmsleep(POLL_QUANTUM_MS);\n   318\t\t} while (!time_after(jiffies, timeout));\n   319\t\n   320\t\treturn -ETIME;\n   321\t}\n   322","headers":{"Return-Path":"\n <linux-pci+bounces-52799-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=DiAbU0Ac;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-52799-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"DiAbU0Ac\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=192.198.163.11","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=intel.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fzxWV2dvzz1yHB\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 06:13:26 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id C15AC3005D2C\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 20 Apr 2026 20:10:47 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 367763B7B8B;\n\tMon, 20 Apr 2026 20:10:46 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [192.198.163.11])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 561603845D1;\n\tMon, 20 Apr 2026 20:10:44 +0000 (UTC)","from fmviesa005.fm.intel.com ([10.60.135.145])\n  by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 20 Apr 2026 13:10:43 -0700","from lkp-server01.sh.intel.com (HELO 7e48d0ff8e22) ([10.239.97.150])\n  by fmviesa005.fm.intel.com with ESMTP; 20 Apr 2026 13:10:40 -0700","from kbuild by 7e48d0ff8e22 with local (Exim 4.98.2)\n\t(envelope-from <lkp@intel.com>)\n\tid 1wEux4-000000002pc-132t;\n\tMon, 20 Apr 2026 20:10:38 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776715846; cv=none;\n b=MI55PTS5/KuEn2tGuZ+z5eNIAnqc0atkK0dU779sctJFqpcF1mVIYhabZn/2BCr2IQG4Ux+BYPQH4B7VJS73yhurEQEuneI78RpJSBGYlLHAN0wgsHoYDmdJQsPJ1V5qgqTDwH6g3xHD09IpuezSCYzaeI92V0ZYi7F1D5klMDo=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776715846; c=relaxed/simple;\n\tbh=S/z0zn4Dn2TO2dYuuMEZ7tXprCTD2fyGXqNf8LXyvSc=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=lQ+bF8Ugwi0tAaA3Bdocx2L/Bh7N+dlLkW7zlgHbkfY2WOZcgTCyBUz+A2vF+C0SalZSyBQjCMDZ64i58xDvmSr9Ln3hIMH5Ul8j/wCBMrtRvb78i1h29sZDCIsjzrEdagXMCrBOhnEgxoclThW8tuH/xLD6XqxG3arUVT6OHIM=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com;\n spf=pass smtp.mailfrom=intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=DiAbU0Ac; arc=none smtp.client-ip=192.198.163.11","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n  t=1776715844; x=1808251844;\n  h=date:from:to:cc:subject:message-id:references:\n   mime-version:in-reply-to;\n  bh=S/z0zn4Dn2TO2dYuuMEZ7tXprCTD2fyGXqNf8LXyvSc=;\n  b=DiAbU0AcwtC4x2dJycv7D3/+Sgcj7HTYzhFI66KMqTtCq2uE/izCQO5Y\n   VzIWM1zGv8gEaN/NjNSUi/RnajP6qp7WBJVSoPJw1DxOLW1skxrVHRtdf\n   Gj7K42m7Lo7zK96w54GLukv4PzSA0RLGujiTVsj8Tc5dKfM63Cnz4Dx5Q\n   /UdSg+yaj6KqOmOrL/FHCIsgiqplF8VkXjjJcgOi3n9xSKuI7RdksBT7a\n   4EaZFyktKIgqvSUB2PjFsFL5EmbIAqMxbXF3LjEpOmLw+TLprrKQyFutj\n   950el7bg/08SOTIeX8xW8FsEgLsEr0Ao0X5QPud2eRzfrMsz/rAEE4XQM\n   g==;","X-CSE-ConnectionGUID":["Fz4Akc6kQACKC3yJkEdpAw==","oWPOVsJJRZuE44eifZB4XQ=="],"X-CSE-MsgGUID":["8Ek9/yZRQ8eW6QZBgevohw==","sh/CJk3cSRG0hPN6WuwX7Q=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11762\"; a=\"88257774\"","E=Sophos;i=\"6.23,190,1770624000\";\n   d=\"scan'208\";a=\"88257774\"","E=Sophos;i=\"6.23,190,1770624000\";\n   d=\"scan'208\";a=\"236793311\""],"X-ExtLoop1":"1","Date":"Tue, 21 Apr 2026 04:09:41 +0800","From":"kernel test robot <lkp@intel.com>","To":"Ankit Agrawal <ankita@nvidia.com>, alex@shazbot.org,\n\tkvm@vger.kernel.org","Cc":"llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev, jgg@ziepe.ca,\n\tyishaih@nvidia.com, skolothumtho@nvidia.com, kevin.tian@intel.com,\n\tankita@nvidia.com, bhelgaas@google.com,\n\tlinux-kernel@vger.kernel.org, linux-pci@vger.kernel.org","Subject":"Re: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU\n readiness check via CXL DVSEC","Message-ID":"<202604210425.SVQZamM3-lkp@intel.com>","References":"<20260416014504.63067-1-ankita@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20260416014504.63067-1-ankita@nvidia.com>"}},{"id":3679652,"web_url":"http://patchwork.ozlabs.org/comment/3679652/","msgid":"<202604211223.HLb8onLi-lkp@intel.com>","list_archive_url":null,"date":"2026-04-21T02:37:01","subject":"Re: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU\n readiness check via CXL DVSEC","submitter":{"id":67315,"url":"http://patchwork.ozlabs.org/api/people/67315/","name":"kernel test robot","email":"lkp@intel.com"},"content":"Hi Ankit,\n\nkernel test robot noticed the following build errors:\n\n[auto build test ERROR on awilliam-vfio/next]\n[also build test ERROR on awilliam-vfio/for-linus pci/next pci/for-linus linus/master v7.0 next-20260420]\n[If your patch is applied to the wrong git tree, kindly drop us a note.\nAnd when submitting patch, we suggest to use '--base' as documented in\nhttps://git-scm.com/docs/git-format-patch#_base_tree_information]\n\nurl:    https://github.com/intel-lab-lkp/linux/commits/Ankit-Agrawal/vfio-nvgrace-gpu-Add-Blackwell-Next-GPU-readiness-check-via-CXL-DVSEC/20260419-053131\nbase:   https://github.com/awilliam/linux-vfio.git next\npatch link:    https://lore.kernel.org/r/20260416014504.63067-1-ankita%40nvidia.com\npatch subject: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU readiness check via CXL DVSEC\nconfig: alpha-allyesconfig (https://download.01.org/0day-ci/archive/20260421/202604211223.HLb8onLi-lkp@intel.com/config)\ncompiler: alpha-linux-gcc (GCC) 15.2.0\nreproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20260421/202604211223.HLb8onLi-lkp@intel.com/reproduce)\n\nIf you fix the issue in a separate patch/commit (i.e. not just a new version of\nthe same patch/commit), kindly add following tags\n| Reported-by: kernel test robot <lkp@intel.com>\n| Closes: https://lore.kernel.org/oe-kbuild-all/202604211223.HLb8onLi-lkp@intel.com/\n\nAll errors (new ones prefixed by >>):\n\n   drivers/vfio/pci/nvgrace-gpu/main.c: In function 'nvgrace_gpu_wait_device_ready_cxl':\n>> drivers/vfio/pci/nvgrace-gpu/main.c:296:30: error: implicit declaration of function 'FIELD_GET' [-Wimplicit-function-declaration]\n     296 |         mem_active_timeout = FIELD_GET(PCI_DVSEC_CXL_MEM_ACTIVE_TIMEOUT,\n         |                              ^~~~~~~~~\n\n\nvim +/FIELD_GET +296 drivers/vfio/pci/nvgrace-gpu/main.c\n\n   280\t\n   281\tstatic int nvgrace_gpu_wait_device_ready_cxl(struct nvgrace_gpu_pci_core_device *nvdev)\n   282\t{\n   283\t\tstruct pci_dev *pdev = nvdev->core_device.pdev;\n   284\t\tint cxl_dvsec = nvdev->cxl_dvsec;\n   285\t\tunsigned long mem_info_valid_deadline;\n   286\t\tunsigned long timeout;\n   287\t\tu32 dvsec_memory_status;\n   288\t\tu8 mem_active_timeout;\n   289\t\n   290\t\tpci_read_config_dword(pdev, cxl_dvsec + PCI_DVSEC_CXL_RANGE_SIZE_LOW(0),\n   291\t\t\t\t      &dvsec_memory_status);\n   292\t\n   293\t\tif (cxl_dvsec_mem_is_active(dvsec_memory_status))\n   294\t\t\treturn 0;\n   295\t\n > 296\t\tmem_active_timeout = FIELD_GET(PCI_DVSEC_CXL_MEM_ACTIVE_TIMEOUT,\n   297\t\t\t\t\t       dvsec_memory_status);\n   298\t\n   299\t\ttimeout = jiffies +\n   300\t\t\t  msecs_to_jiffies(cxl_mem_active_timeout_ms(mem_active_timeout));\n   301\t\n   302\t\tmem_info_valid_deadline = jiffies + msecs_to_jiffies(POLL_QUANTUM_MS);\n   303\t\n   304\t\tdo {\n   305\t\t\tpci_read_config_dword(pdev,\n   306\t\t\t\t\t      cxl_dvsec + PCI_DVSEC_CXL_RANGE_SIZE_LOW(0),\n   307\t\t\t\t\t      &dvsec_memory_status);\n   308\t\n   309\t\t\tif (cxl_dvsec_mem_is_active(dvsec_memory_status))\n   310\t\t\t\treturn 0;\n   311\t\n   312\t\t\t/* Bail early if MEM_INFO_VALID is not set within 1 second */\n   313\t\t\tif (!(dvsec_memory_status & PCI_DVSEC_CXL_MEM_INFO_VALID) &&\n   314\t\t\t    time_after(jiffies, mem_info_valid_deadline))\n   315\t\t\t\treturn -ETIME;\n   316\t\n   317\t\t\tmsleep(POLL_QUANTUM_MS);\n   318\t\t} while (!time_after(jiffies, timeout));\n   319\t\n   320\t\treturn -ETIME;\n   321\t}\n   322","headers":{"Return-Path":"\n <linux-pci+bounces-52806-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=RNyQ/Ai7;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-52806-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"RNyQ/Ai7\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=192.198.163.7","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=intel.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g063K4lYBz1yHB\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 12:38:05 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 9300D3012E95\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 02:37:21 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 2C778279336;\n\tTue, 21 Apr 2026 02:37:20 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [192.198.163.7])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BBDBC19D092;\n\tTue, 21 Apr 2026 02:37:17 +0000 (UTC)","from fmviesa004.fm.intel.com ([10.60.135.144])\n  by fmvoesa101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 20 Apr 2026 19:37:17 -0700","from lkp-server01.sh.intel.com (HELO 7e48d0ff8e22) ([10.239.97.150])\n  by fmviesa004.fm.intel.com with ESMTP; 20 Apr 2026 19:37:14 -0700","from kbuild by 7e48d0ff8e22 with local (Exim 4.98.2)\n\t(envelope-from <lkp@intel.com>)\n\tid 1wF0z9-0000000037E-3e6J;\n\tTue, 21 Apr 2026 02:37:11 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776739040; cv=none;\n b=D0bvmUYM/GRri72D3dfhmstz6Xgk5pmRf0yuz+6/rcX2DK3IR6kaaSHd2/xnk569ECLt9Mit28FgX/CqU4ihp/O813VM7FQhw0m1AAd3cSsflRC7vsCrULv8reLu/jiddHFB9jjSEDF1hDZMiqdLcJalJJWbz7zJR3hDfoz7UcM=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776739040; c=relaxed/simple;\n\tbh=kLjAJo70fkgnsD13Ls077Ot8cFRRYh1VFRwVAY2efjY=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=pwlLJLSP2+1ZsFXlaHFIhRw4bvRKUqkDd7Vl/NHOTePf/kiLG6BL7GJfs/4dPT1cfEGEJvl/T2nWpKU+ZDkFl/kd4scjkHTTTZEw4bcVDic+Kdsh4xUnIuWgi0yo+mGxnpJN7YrjyaAIG0duPWMfCBuvz1to/Jp8E0BailJsyNg=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com;\n spf=pass smtp.mailfrom=intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=RNyQ/Ai7; arc=none smtp.client-ip=192.198.163.7","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n  t=1776739037; x=1808275037;\n  h=date:from:to:cc:subject:message-id:references:\n   mime-version:in-reply-to;\n  bh=kLjAJo70fkgnsD13Ls077Ot8cFRRYh1VFRwVAY2efjY=;\n  b=RNyQ/Ai7kIr/5g/Y6HGcRMxoGv5khRuFPUWkv75DdzkHKC4mTy+P+F8c\n   S0TwzDXd/29awIo1kLEeWiEKNi42KzI7JBgYRD6wx9eIjb7Fu8HGgobbE\n   +fuHld+e+kd8YU7pIjHClY5qurYgZvpq9Q5REhZMFGPzqHw0hi8x8un22\n   Gh+ZCiWJ2MJVzu3TNxpFcC+1e1JP7GmW6/CEZqpqnmQ3koe4CnZtUhJh6\n   ZOUBfipl56LyedMMA3ZaTIdzzJ76nH2ebtX41ycnOR4JPQvink9I6xxmr\n   GPJBs7P8decx+k2Zz1NNZi0MJzivXxGvnUGsTz00QJILiA6Jysm+G79G8\n   A==;","X-CSE-ConnectionGUID":["LIpecWWfQLa5NlsDPf/5rw==","NkwAoNajSRO0BFlEPlrV9Q=="],"X-CSE-MsgGUID":["4t3apqgJTAG/NZUKF8LBDw==","9GwtlLztRhOSz5yxXSrZXA=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11762\"; a=\"103125437\"","E=Sophos;i=\"6.23,190,1770624000\";\n   d=\"scan'208\";a=\"103125437\"","E=Sophos;i=\"6.23,190,1770624000\";\n   d=\"scan'208\";a=\"233670397\""],"X-ExtLoop1":"1","Date":"Tue, 21 Apr 2026 10:37:01 +0800","From":"kernel test robot <lkp@intel.com>","To":"Ankit Agrawal <ankita@nvidia.com>, alex@shazbot.org,\n\tkvm@vger.kernel.org","Cc":"oe-kbuild-all@lists.linux.dev, jgg@ziepe.ca, yishaih@nvidia.com,\n\tskolothumtho@nvidia.com, kevin.tian@intel.com, ankita@nvidia.com,\n\tbhelgaas@google.com, linux-kernel@vger.kernel.org,\n\tlinux-pci@vger.kernel.org","Subject":"Re: [PATCH v3 1/1] vfio/nvgrace-gpu: Add Blackwell-Next GPU\n readiness check via CXL DVSEC","Message-ID":"<202604211223.HLb8onLi-lkp@intel.com>","References":"<20260416014504.63067-1-ankita@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20260416014504.63067-1-ankita@nvidia.com>"}}]