[{"id":3677186,"web_url":"http://patchwork.ozlabs.org/comment/3677186/","msgid":"<1b9323f4-f370-47a4-a45d-ecf781405cc1@linaro.org>","list_archive_url":null,"date":"2026-04-14T12:59:31","subject":"Re: [PATCH v3 16/21] drm/panel: jadard-jd9365da-h3: support Waveshare\n 720p DSI panels","submitter":{"id":84903,"url":"http://patchwork.ozlabs.org/api/people/84903/","name":"Neil Armstrong","email":"neil.armstrong@linaro.org"},"content":"On 4/13/26 16:05, Dmitry Baryshkov wrote:\n> Add configuration for Waveshare 9.0\" and 10.1\" 720p DSI panels using\n> JD9365 controller.\n> \n> Tested-by: Riccardo Mereu <r.mereu@arduino.cc>\n> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>\n> ---\n>   drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c | 312 +++++++++++++++++++++++\n>   1 file changed, 312 insertions(+)\n> \n> diff --git a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c b/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c\n> index 7744c66514c9..6fff3299f4ad 100644\n> --- a/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c\n> +++ b/drivers/gpu/drm/panel/panel-jadard-jd9365da-h3.c\n> @@ -21,6 +21,8 @@\n>   #include <linux/of.h>\n>   #include <linux/regulator/consumer.h>\n>   \n> +#include <video/mipi_display.h>\n> +\n>   struct jadard;\n>   \n>   struct jadard_panel_desc {\n> @@ -2283,6 +2285,49 @@ static const struct jadard_panel_desc waveshare_8_0_inch_a_desc = {\n>   \t\t      MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n>   };\n>   \n> +static int waveshare_10_1_b_init(struct jadard *jadard);\n> +\n> +static const struct jadard_panel_desc waveshare_9_0_inch_b_desc = {\n> +\t.mode_4ln = &(const struct drm_display_mode) {\n> +\t\t.clock\t\t= (720 + 60 + 60 + 4) * (1280 + 16 + 12 + 4) * 60 / 1000,\n> +\n> +\t\t.hdisplay\t= 720,\n> +\t\t.hsync_start\t= 720 + 60,\n> +\t\t.hsync_end\t= 720 + 60 + 60,\n> +\t\t.htotal\t\t= 720 + 60 + 60 + 4,\n> +\n> +\t\t.vdisplay\t= 1280,\n> +\t\t.vsync_start\t= 1280 + 16,\n> +\t\t.vsync_end\t= 1280 + 16 + 12,\n> +\t\t.vtotal\t\t= 1280 + 16 + 12 + 4,\n> +\n> +\t\t.width_mm\t= 114,\n> +\t\t.height_mm\t= 196,\n> +\t\t.type\t\t= DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,\n> +\t},\n> +\t.mode_2ln = &(const struct drm_display_mode) {\n> +\t\t.clock\t\t= (720 + 50 + 50 + 50) * (1280 + 26 + 12 + 4) * 60 / 1000,\n> +\n> +\t\t.hdisplay\t= 720,\n> +\t\t.hsync_start\t= 720 + 50,\n> +\t\t.hsync_end\t= 720 + 50 + 50,\n> +\t\t.htotal\t\t= 720 + 50 + 50 + 50,\n> +\n> +\t\t.vdisplay\t= 1280,\n> +\t\t.vsync_start\t= 1280 + 26,\n> +\t\t.vsync_end\t= 1280 + 26 + 12,\n> +\t\t.vtotal\t\t= 1280 + 26 + 12 + 4,\n> +\n> +\t\t.width_mm\t= 114,\n> +\t\t.height_mm\t= 196,\n> +\t\t.type\t\t= DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,\n> +\t},\n> +\t.format = MIPI_DSI_FMT_RGB888,\n> +\t.init = waveshare_10_1_b_init,\n> +\t.mode_flags = MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO |\n> +\t\tMIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n> +};\n> +\n>   static const struct drm_display_mode waveshare_10_1_a_mode = {\n>   \t.clock\t\t= (800 + 40 + 20 + 20) * (1280 + 20 + 20 + 4) * 60 / 1000,\n>   \n> @@ -2627,6 +2672,265 @@ static const struct jadard_panel_desc waveshare_10_1_inch_a_desc = {\n>   \t\tMIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n>   };\n>   \n> +static int waveshare_10_1_b_init(struct jadard *jadard)\n> +{\n> +\tstruct mipi_dsi_multi_context dsi_ctx = { .dsi = jadard->dsi };\n> +\n> +\tjd9365da_switch_page(&dsi_ctx, 0x00);\n> +\tjadard_enable_standard_cmds(&dsi_ctx);\n> +\n> +\tjd9365da_switch_page(&dsi_ctx, 0x01);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x01, 0x3d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x03, 0x10);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x04, 0x3f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0xbf);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x01);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1a, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1b, 0xbf);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1c, 0x01);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x24, 0xfe);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x37, 0x19);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x38, 0x05);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x39, 0x08);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3a, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3c, 0x74);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3d, 0xff);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3e, 0xff);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3f, 0xff);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x40, 0x04);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x41, 0xa0);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x42, 0x7e);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x43, 0x1a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x44, 0x0f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x45, 0x24);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x55, 0x02);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x57, 0xa9);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x59, 0x0a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5a, 0x38);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5b, 0x1a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5d, 0x7f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5e, 0x65);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5f, 0x52);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0x44);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x3d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x2d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x2d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x14);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x28);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x25);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x23);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x3f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x2d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6a, 0x34);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6b, 0x27);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6c, 0x24);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6d, 0x18);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6e, 0x0a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x7f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x71, 0x65);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x72, 0x52);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x73, 0x44);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x74, 0x3d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0x2d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x2d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0x14);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x28);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x25);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7a, 0x23);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7b, 0x3f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7c, 0x2d);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7d, 0x34);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7e, 0x27);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7f, 0x24);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x80, 0x18);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x81, 0x0a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x82, 0x00);\n> +\n> +\tjd9365da_switch_page(&dsi_ctx, 0x02);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x51);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x01, 0x55);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x02, 0x50);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x03, 0x51);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x04, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x05, 0x77);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x06, 0x57);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x07, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x08, 0x47);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x09, 0x46);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0a, 0x45);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0b, 0x44);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0c, 0x4b);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0d, 0x4a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0e, 0x49);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0f, 0x48);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x10, 0x40);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x11, 0x41);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x12, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x13, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x14, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x15, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x16, 0x51);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x17, 0x55);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x18, 0x50);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x19, 0x51);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1a, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1b, 0x77);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1c, 0x57);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1d, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1e, 0x47);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x1f, 0x46);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x20, 0x45);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x21, 0x44);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x22, 0x4b);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x23, 0x4a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x24, 0x49);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x25, 0x48);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x26, 0x40);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x27, 0x41);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x28, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x29, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2a, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2b, 0x5f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2c, 0x11);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2d, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2e, 0x01);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2f, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x30, 0x15);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x31, 0x17);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x32, 0x17);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x33, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x34, 0x08);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x35, 0x09);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x36, 0x0a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x37, 0x0b);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x38, 0x04);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x39, 0x05);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3a, 0x06);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3b, 0x07);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3c, 0x11);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3d, 0x10);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3e, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x3f, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x40, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x41, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x42, 0x11);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x43, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x44, 0x01);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x45, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x46, 0x15);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x47, 0x17);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x48, 0x17);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x49, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4a, 0x08);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4b, 0x09);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4c, 0x0a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4d, 0x0b);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4e, 0x04);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4f, 0x05);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x50, 0x06);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x51, 0x07);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x52, 0x11);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x53, 0x10);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x54, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x55, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x56, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x57, 0x1f);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x58, 0x40);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5b, 0x10);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5c, 0x07);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5d, 0x40);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5e, 0x01);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x5f, 0x02);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x60, 0x40);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x61, 0x01);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x62, 0x02);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x63, 0x06);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x64, 0x66);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x65, 0x55);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x13);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x67, 0x73);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x68, 0x09);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x69, 0x06);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6a, 0x66);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6b, 0x08);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6c, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6d, 0x04);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6e, 0x04);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x6f, 0x88);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x75, 0xe3);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x76, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x77, 0xd5);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x78, 0x2a);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x79, 0x21);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7a, 0x00);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7d, 0x06);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x7e, 0x66);\n> +\n> +\tjd9365da_switch_page(&dsi_ctx, 0x04);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x00, 0x0e);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x02, 0xb3);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x09, 0x60);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x0e, 0x48);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x37, 0x58);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x2b, 0x0f);\n> +\n> +\tjd9365da_switch_page(&dsi_ctx, 0x05);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x15, 0x1d);\n> +\n> +\tjd9365da_switch_page(&dsi_ctx, 0x00);\n> +\tmipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx);\n> +\tmsleep(120);\n> +\tmipi_dsi_dcs_set_display_on_multi(&dsi_ctx);\n> +\tmsleep(5);\n> +\tmipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_SET_TEAR_ON);\n> +\n> +\treturn 0;\n> +}\n> +\n> +static const struct jadard_panel_desc waveshare_10_1_inch_b_desc = {\n> +\t.mode_4ln = &(const struct drm_display_mode) {\n> +\t\t.clock\t\t= (720 + 60 + 60 + 4) * (1280 + 16 + 12 + 4) * 60 / 1000,\n> +\n> +\t\t.hdisplay\t= 720,\n> +\t\t.hsync_start\t= 720 + 60,\n> +\t\t.hsync_end\t= 720 + 60 + 60,\n> +\t\t.htotal\t\t= 720 + 60 + 60 + 4,\n> +\n> +\t\t.vdisplay\t= 1280,\n> +\t\t.vsync_start\t= 1280 + 16,\n> +\t\t.vsync_end\t= 1280 + 16 + 12,\n> +\t\t.vtotal\t\t= 1280 + 16 + 12 + 4,\n> +\n> +\t\t.width_mm\t= 125,\n> +\t\t.height_mm\t= 222,\n> +\t\t.type\t\t= DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,\n> +\t},\n> +\t.mode_2ln = &(const struct drm_display_mode) {\n> +\t\t.clock\t\t= (720 + 50 + 50 + 50) * (1280 + 26 + 12 + 4) * 60 / 1000,\n> +\n> +\t\t.hdisplay\t= 720,\n> +\t\t.hsync_start\t= 720 + 50,\n> +\t\t.hsync_end\t= 720 + 50 + 50,\n> +\t\t.htotal\t\t= 720 + 50 + 50 + 50,\n> +\n> +\t\t.vdisplay\t= 1280,\n> +\t\t.vsync_start\t= 1280 + 26,\n> +\t\t.vsync_end\t= 1280 + 26 + 12,\n> +\t\t.vtotal\t\t= 1280 + 26 + 12 + 4,\n> +\n> +\t\t.width_mm\t= 125,\n> +\t\t.height_mm\t= 222,\n> +\t\t.type\t\t= DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,\n> +\t},\n> +\t.format = MIPI_DSI_FMT_RGB888,\n> +\t.init = waveshare_10_1_b_init,\n> +\t.mode_flags = MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO |\n> +\t\tMIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS,\n> +};\n> +\n>   static int jadard_dsi_probe(struct mipi_dsi_device *dsi)\n>   {\n>   \tstruct device *dev = &dsi->dev;\n> @@ -2762,10 +3066,18 @@ static const struct of_device_id jadard_of_match[] = {\n>   \t\t.compatible = \"waveshare,8.0-dsi-touch-a\",\n>   \t\t.data = &waveshare_8_0_inch_a_desc\n>   \t},\n> +\t{\n> +\t\t.compatible = \"waveshare,9.0-dsi-touch-b\",\n> +\t\t.data = &waveshare_9_0_inch_b_desc\n> +\t},\n>   \t{\n>   \t\t.compatible = \"waveshare,10.1-dsi-touch-a\",\n>   \t\t.data = &waveshare_10_1_inch_a_desc\n>   \t},\n> +\t{\n> +\t\t.compatible = \"waveshare,10.1-dsi-touch-b\",\n> +\t\t.data = &waveshare_10_1_inch_b_desc\n> +\t},\n>   \t{ /* sentinel */ }\n>   };\n>   MODULE_DEVICE_TABLE(of, jadard_of_match);\n> \n\nReviewed-by: Neil Armstrong <neil.armstrong@linaro.org>\n\nThanks,\nNeil","headers":{"Return-Path":"\n <linux-gpio+bounces-35148-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=oq1eLCic;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35148-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org\n header.b=\"oq1eLCic\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.221.52","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linaro.org","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linaro.org"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fw4C258dFz1yDF\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 23:00:46 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 925F73003403\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 12:59:37 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id DD5653E63BA;\n\tTue, 14 Apr 2026 12:59:36 +0000 (UTC)","from mail-wr1-f52.google.com (mail-wr1-f52.google.com\n [209.85.221.52])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id C2A133E5591\n\tfor <linux-gpio@vger.kernel.org>; Tue, 14 Apr 2026 12:59:34 +0000 (UTC)","by mail-wr1-f52.google.com with SMTP id\n ffacd0b85a97d-43d73352cf2so2050642f8f.1\n        for <linux-gpio@vger.kernel.org>;\n Tue, 14 Apr 2026 05:59:34 -0700 (PDT)","from ?IPV6:2001:861:c12:13d0:5627:3bd0:f3ee:8a22?\n ([2001:861:c12:13d0:5627:3bd0:f3ee:8a22])\n        by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43d63e50200sm41735888f8f.29.2026.04.14.05.59.31\n        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n        Tue, 14 Apr 2026 05:59:32 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776171576; cv=none;\n b=qjv/hFyR4PQChrXfeoi+SAaauxAEMRXtnztmlThdLzg9JoxlMGvNZiFfn7YdPZEfo4bEkPASN6KHF2D0jBlZPr2fXC9y3F0/wrKJ/UM7oEkakiEb1YKsAcxVXlk0IiMqyuOZn//Tke7K/P7EW1O+R5G69lz+N7Zs/4izrp8lbKE=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776171576; c=relaxed/simple;\n\tbh=tFmbdcdwhlLelL6Y4T/dw0I/MoRjmmmsyUhAKCtOgRI=;\n\th=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References:\n\t In-Reply-To:Content-Type;\n b=K07wIx16N0FlAaOFC0llxO0VOPj2yCBnm8+JrWAsmdmY+CyOFIHnQF0xSjJAS626GtdSB8crTXMj1m5GiZVeYCXM49TOIghQbJc8nec/75ZT0fAbD6pRQrw0VSt8HErQ8HvcNL/cZ8sseBLpKZNDdjQi4vp/2Km6z/wPbUACvKc=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linaro.org;\n spf=pass smtp.mailfrom=linaro.org;\n dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org\n header.b=oq1eLCic; arc=none smtp.client-ip=209.85.221.52","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=linaro.org; s=google; t=1776171573; x=1776776373;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:in-reply-to:organization:autocrypt\n         :content-language:references:cc:to:subject:reply-to:from:user-agent\n         :mime-version:date:message-id:from:to:cc:subject:date:message-id\n         :reply-to;\n        bh=36NQBjdVOl8b2F78n+KMqXPnTDHbTcKHZXkBZWWZqFY=;\n        b=oq1eLCic1O+KK16bOgkdwrmCLSADa/5XZ9NcRXiqUgKA2ld5V9v0pEdub4sLjzpl0/\n         Qng0new1lwfT/6rqMLrAwbXvBAUGJ5lFMsBmQK52ztcQB4DquWjIyCHgWg4wFuU9M/Wc\n         IDRvx/zCD69LPbrwVgixz7VFwt9ErRqewN+7C07SL4O1tzz3+CAmtz0pLsmEL7BEDB2n\n         MK5WLKGOGTwe777fdD1+mYO+Wtz2HhJdf0WVFbsDP82wQwUKavgBDjKtuDRdPWjYyJM4\n         wyHA4clsPG3K27sqb/L1StSDFUmbAMIflA/TLFZO3ZOmtFPL4n8fzlkXUQC5ll3Yxcjl\n         bkDA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20251104; t=1776171573; x=1776776373;\n        h=content-transfer-encoding:in-reply-to:organization:autocrypt\n         :content-language:references:cc:to:subject:reply-to:from:user-agent\n         :mime-version:date:message-id:x-gm-gg:x-gm-message-state:from:to:cc\n         :subject:date:message-id:reply-to;\n        bh=36NQBjdVOl8b2F78n+KMqXPnTDHbTcKHZXkBZWWZqFY=;\n        b=NIg/zO6fqh0NzuKFQyM9ij5Xa98UDRREL53UjhtO+FErc6TI/2H2TKabyoMHVJFxqf\n         BRlMGkN9j5FvAMnszF/9RyMvM9StCeiJ+RRIDhPhBXBJKiAPwrGnqJGpxyIVmsOTFWyw\n         +FBLakZwwUKUyN0hkvjFUDKXiYUAaVWanxwqFz5KblQIvQLiVIxYfCI2JEj9nmERfxeh\n         4n7KY5B3kgLQnErfWZINMbZYzkppxFGnmLzVOk2G7jkBNYlYaqUqvgS+zogIIT/85lnQ\n         wz+UXJvX0pzQD2yRR+pRTCu2mswrQK1p8rZxNhUL0pMum6E1DNviNtSXzicjSJ7xDOvD\n         cGuw==","X-Forwarded-Encrypted":"i=1;\n AFNElJ9TSoafyT485YLP0Kdlldxcc9X9A0hovdix+WV4HFUwByMRDkv/tFejutYKliX4sA6Ofr06Akjb1Tsl@vger.kernel.org","X-Gm-Message-State":"AOJu0YzlNQosWUroZ5obi/+D9eYU9wQGNjASro94E19JHOLtIaJjdrDd\n\tTeZCPg9yu15twdAd+F1ElYGWvv13Kw00PisspsHVjD1ENVArXhP4sPtRXlWMGu2iEAw=","X-Gm-Gg":"AeBDieuw31A8uDhgF4R4aBCF7Y51wgWmPeYfEwnTd3MY+dT+4ggE0eA/f7jbNtAtoM8\n\tU+RVR25QpaXwFfqCBtijooiuHNZVV7QrqzvJJc4yxlgVsvpcKMu/9q0/LgYP7/me7p72IeE+kbM\n\t4TqjzsNWt81GSpYDySyXCbTFl8mKsDb1Jt/Rreb/Xf+WDHvF+QaNSzS1r7nPlgQH22Xeb2pwET+\n\t2wiZoKlzbTLiwUHCZHo8B84UTC8zzhJ3FLR4/wXjOmFQCj1yraMi7qnY9+peDActVrDHYdok5Qh\n\talgQpeWqczuXYVsvlzBrO5T/WZ8rFh/iJNH2Xh9BhiasfZ+DGcslP6TgZpkecSieTdA97K2nqQM\n\tOoqmNBh+AFmnNjFEcLyW1SExYYSK99j/4A0XDyOsB4TcRZ11EWYobwpMubClq+95trGZLFtTN10\n\tH9kYsEgM0B6C0SOhgrnUXgwk6r1JFwcQSQ5NjpIECONRJE6b0v7yC9VkUV3w+yAtOyY+JBRWgMx\n\tUM3rqLvih1NpkM=","X-Received":"by 2002:a05:6000:615:b0:43d:1bf6:927 with SMTP id\n ffacd0b85a97d-43d64292737mr25826396f8f.14.1776171573040;\n        Tue, 14 Apr 2026 05:59:33 -0700 (PDT)","Message-ID":"<1b9323f4-f370-47a4-a45d-ecf781405cc1@linaro.org>","Date":"Tue, 14 Apr 2026 14:59:31 +0200","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","From":"Neil Armstrong <neil.armstrong@linaro.org>","Reply-To":"Neil Armstrong <neil.armstrong@linaro.org>","Subject":"Re: [PATCH v3 16/21] drm/panel: jadard-jd9365da-h3: support Waveshare\n 720p DSI panels","To":"Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,\n Jessica Zhang <jesszhan0024@gmail.com>, David Airlie <airlied@gmail.com>,\n Simona Vetter <simona@ffwll.ch>,\n Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,\n Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de>,\n Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>,\n Cong Yang <yangcong5@huaqin.corp-partner.google.com>,\n Ondrej Jirman <megi@xff.cz>, Javier Martinez Canillas <javierm@redhat.com>,\n Jagan Teki <jagan@edgeble.ai>, Liam Girdwood <lgirdwood@gmail.com>,\n Mark Brown <broonie@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Bartosz Golaszewski <brgl@kernel.org>, Jie Gan <jie.gan@oss.qualcomm.com>","Cc":"dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org,\n Riccardo Mereu <r.mereu@arduino.cc>","References":"<20260413-waveshare-dsi-touch-v3-0-3aeb53022c32@oss.qualcomm.com>\n <20260413-waveshare-dsi-touch-v3-16-3aeb53022c32@oss.qualcomm.com>","Content-Language":"en-US, fr","Autocrypt":"addr=neil.armstrong@linaro.org; keydata=\n xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP\n GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4\n BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9\n qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik\n 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB\n AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA\n OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk\n Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04\n YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ\n GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw\n UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa\n GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r\n yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp\n QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+\n SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY\n 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM\n Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX\n oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn\n M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3\n 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS\n KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy\n 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT\n QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g","Organization":"Linaro","In-Reply-To":"\n <20260413-waveshare-dsi-touch-v3-16-3aeb53022c32@oss.qualcomm.com>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"7bit"}}]