[{"id":3676612,"web_url":"http://patchwork.ozlabs.org/comment/3676612/","msgid":"<eda54aea98ba4ad58ba8fca0951dd714@realtek.com>","list_archive_url":null,"date":"2026-04-13T09:49:11","subject":"RE: [PATCH 1/4] pinctrl: realtek: Enable compile testing","submitter":{"id":92797,"url":"http://patchwork.ozlabs.org/api/people/92797/","name":"Yu-Chun Lin [林祐君]","email":"eleanor.lin@realtek.com"},"content":"> Enable compile testing for Realtek pin controller drivers for increased build\n> and static checkers coverage.  PINCTRL_RTD uses\n> pinconf_generic_dt_node_to_map(), thus needs OF.\n> \n> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>\n> ---\n>  drivers/pinctrl/Makefile        |  2 +-\n>  drivers/pinctrl/realtek/Kconfig | 12 ++++++------\n>  2 files changed, 7 insertions(+), 7 deletions(-)\n> \n> diff --git a/drivers/pinctrl/Makefile b/drivers/pinctrl/Makefile index\n> 9d33fa28a096..b054cfb99348 100644\n> --- a/drivers/pinctrl/Makefile\n> +++ b/drivers/pinctrl/Makefile\n> @@ -82,7 +82,7 @@ obj-y                         += nuvoton/\n>  obj-y                          += nxp/\n>  obj-$(CONFIG_PINCTRL_PXA)      += pxa/\n>  obj-y                          += qcom/\n> -obj-$(CONFIG_ARCH_REALTEK)      += realtek/\n> +obj-$(CONFIG_PINCTRL_RTD)      += realtek/\n>  obj-$(CONFIG_PINCTRL_RENESAS)  += renesas/\n>  obj-$(CONFIG_PINCTRL_SAMSUNG)  += samsung/\n>  obj-y                          += sophgo/\n> diff --git a/drivers/pinctrl/realtek/Kconfig b/drivers/pinctrl/realtek/Kconfig\n> index 054e85db99e7..a156c4ef556e 100644\n> --- a/drivers/pinctrl/realtek/Kconfig\n> +++ b/drivers/pinctrl/realtek/Kconfig\n> @@ -2,8 +2,8 @@\n> \n>  config PINCTRL_RTD\n>         tristate \"Realtek DHC core pin controller driver\"\n> -       depends on ARCH_REALTEK\n> -       default y\n> +       depends on ARCH_REALTEK || (COMPILE_TEST && OF)\n> +       default ARCH_REALTEK\n>         select PINMUX\n>         select GENERIC_PINCONF\n>         select REGMAP_MMIO\n> @@ -11,22 +11,22 @@ config PINCTRL_RTD\n>  config PINCTRL_RTD1619B\n>         tristate \"Realtek DHC 1619B pin controller driver\"\n>         depends on PINCTRL_RTD\n> -       default y\n> +       default ARCH_REALTEK\n> \n>  config PINCTRL_RTD1319D\n>         tristate \"Realtek DHC 1319D pin controller driver\"\n>         depends on PINCTRL_RTD\n> -       default y\n> +       default ARCH_REALTEK\n> \n>  config PINCTRL_RTD1315E\n>         tristate \"Realtek DHC 1315E pin controller driver\"\n>         depends on PINCTRL_RTD\n> -       default y\n> +       default ARCH_REALTEK\n> \n>  config PINCTRL_RTD1625\n>         tristate \"Realtek DHC 1625 pin controller driver\"\n>         depends on PINCTRL_RTD\n> -       default y\n> +       default ARCH_REALTEK\n>         help\n>           This driver enables support for the pin controller on the Realtek\n>           RTD1625 SoCs.\n> \n> --\n> 2.51.0\n\nReviewed-by: Yu-Chun Lin <eleanor.lin@realtek.com>","headers":{"Return-Path":"\n <linux-gpio+bounces-35079-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=realtek.com header.i=@realtek.com header.a=rsa-sha256\n header.s=dkim header.b=VQD7aqt2;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35079-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com\n header.b=\"VQD7aqt2\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=211.75.126.72","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=realtek.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=realtek.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvN3h4jlNz1yDF\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 13 Apr 2026 19:52:00 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 67F6E3013847\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 13 Apr 2026 09:51:57 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 89D793B38A7;\n\tMon, 13 Apr 2026 09:51:56 +0000 (UTC)","from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 748713B3888;\n\tMon, 13 Apr 2026 09:51:54 +0000 (UTC)","from mail.realtek.com (rtkexhmbs04.realtek.com.tw[10.21.1.54])\n\tby rtits2.realtek.com.tw (8.15.2/3.26/5.94) with ESMTPS id 63D9nA5s94021616\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);\n\tMon, 13 Apr 2026 17:49:10 +0800","from RTKEXHMBS06.realtek.com.tw (10.21.1.56) by\n RTKEXHMBS04.realtek.com.tw (10.21.1.54) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1748.10; Mon, 13 Apr 2026 17:49:11 +0800","from RTKEXHMBS06.realtek.com.tw ([fe80::ed72:3015:2840:4458]) by\n RTKEXHMBS06.realtek.com.tw ([fe80::ed72:3015:2840:4458%10]) with mapi id\n 15.02.1748.010; Mon, 13 Apr 2026 17:49:11 +0800"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776073916; cv=none;\n b=L5FPVZumzaFMc024IofPKqzeBW5uazEII6tLRpYPYwbRsPeZLD42bcnNOMUy4W2KgwEHLchRadpr8SAwnZmOAVXveMEcpXW0oqR6S70n6mhLMVYTw8TmGEmd703/N6GTEhNyjvax/Rx+Ud+UnaHJoGdorHu5mvSdPGz/XY3jOws=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776073916; c=relaxed/simple;\n\tbh=OfaFHGW4BHXsCEKDLY2bYmYjd4tuxeBTjzOITav+K40=;\n\th=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To:\n\t Content-Type:MIME-Version;\n b=A9j3uEzkuRBv/EdMPNkYt5XdDTDFkVZUpKwC/r+4E29cteW5Rw+Qr+JRqqgLVwospplqckOcGH/yXrY3uP+xdezwVdpS0LdaK3NA6rh+45gcF9fdAa1LYp8I9pUSAIIFT+c+rX3E45AhtbVwSFZgmawHnBMZewvJQ5liEeT8P5A=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=realtek.com;\n spf=pass smtp.mailfrom=realtek.com;\n dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com\n header.b=VQD7aqt2; arc=none smtp.client-ip=211.75.126.72","X-SpamFilter-By":"ArmorX SpamTrap 5.80 with qID 63D9nA5s94021616,\n This message is accepted by code: ctloc85258","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=realtek.com; s=dkim;\n\tt=1776073751; bh=OfaFHGW4BHXsCEKDLY2bYmYjd4tuxeBTjzOITav+K40=;\n\th=From:To:CC:Subject:Date:Message-ID:References:In-Reply-To:\n\t Content-Type:Content-Transfer-Encoding:MIME-Version;\n\tb=VQD7aqt2XR9PJpPEIceqZ9cd1oxayPD/Gb6aeMAjLrQ2LwAr2Gf+M7FPIFXHrYMjL\n\t /HgzlcDmTmtuIGxqe2qwHHTXUvGrAj/NYwQSb/E5xujCyEWacoIX0BDyiWawLyeqzh\n\t xbszBRnBU7j0NCWKpWqV2/xVR7OFy80JjhTFMZbCsUdZZVoDzlrVCmI8rgMVPzKrBn\n\t M9hCEjmQQd+5Ud7tMXPb2urUKV9/kNmQXeaouig7SR55y2t474QLiEYsR8l/bOj502\n\t /Ota3JPsTe/NpMRYHrMSUVfvZ+iLT6AUqAv8puOhLwvgAiZl4oL72aag48tE8xgyUp\n\t ELmNRui+C+PBw==","From":"=?utf-8?b?WXUtQ2h1biBMaW4gW+ael+elkOWQm10=?= <eleanor.lin@realtek.com>","To":"Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>,\n Linus Walleij <linusw@kernel.org>,\n =?utf-8?q?Andreas_F=C3=A4rber?= <afaerber@suse.de>","CC":"\"linux-gpio@vger.kernel.org\" <linux-gpio@vger.kernel.org>,\n \"linux-kernel@vger.kernel.org\" <linux-kernel@vger.kernel.org>,\n Andrew Jeffery <andrew@codeconstruct.com.au>,\n \"linux-aspeed@lists.ozlabs.org\" <linux-aspeed@lists.ozlabs.org>,\n \"openbmc@lists.ozlabs.org\" <openbmc@lists.ozlabs.org>,\n \"linux-arm-kernel@lists.infradead.org\"\n <linux-arm-kernel@lists.infradead.org>, Joel Stanley <joel@jms.id.au>,\n \"linux-realtek-soc@lists.infradead.org\"\n <linux-realtek-soc@lists.infradead.org>, =?utf-8?b?SmFtZXMgVGFpIFvmiLTlv5c=?=\n\t=?utf-8?b?5bOwXQ==?= <james.tai@realtek.com>","Subject":"RE: [PATCH 1/4] pinctrl: realtek: Enable compile testing","Thread-Topic":"[PATCH 1/4] pinctrl: realtek: Enable compile testing","Thread-Index":"AQHcyOqp9cEi81by0U+J7Mg1UrX8w7XcwsLg","Date":"Mon, 13 Apr 2026 09:49:11 +0000","Message-ID":"<eda54aea98ba4ad58ba8fca0951dd714@realtek.com>","References":"<20260410-pinctrl-testing-v1-0-6f708c855867@oss.qualcomm.com>\n <20260410-pinctrl-testing-v1-1-6f708c855867@oss.qualcomm.com>","In-Reply-To":"<20260410-pinctrl-testing-v1-1-6f708c855867@oss.qualcomm.com>","Accept-Language":"zh-TW, en-US","Content-Language":"zh-TW","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0"}}]