[{"id":3673236,"web_url":"http://patchwork.ozlabs.org/comment/3673236/","msgid":"<CAMe9rOp-EFNdwdahM9m3y-2GneOQ2BF2P6mhkkjgXUybQXb2XA@mail.gmail.com>","list_archive_url":null,"date":"2026-04-03T17:18:00","subject":"Re: [PATCH] Correct x86: Call ix86_access_stack_p only for larger\n alignment","submitter":{"id":4387,"url":"http://patchwork.ozlabs.org/api/people/4387/","name":"H.J. Lu","email":"hjl.tools@gmail.com"},"content":"On Fri, Apr 3, 2026 at 8:24 PM H.J. Lu <hjl.tools@gmail.com> wrote:\n>\n> commit f511bf93f947199a9f9099fee87b7052e5515fb9\n> Author: H.J. Lu <hjl.tools@gmail.com>\n> Date:   Sun Mar 29 14:30:28 2026 -0700\n>\n>     x86: Call ix86_access_stack_p only for larger alignment\n>\n> has 2 issues:\n>\n> 1. It is incorrect to use GET_MODE_ALIGNMENT as memory alignment since\n> memory alignment can be different from mode alignment as in\n>\n> (set (reg:OI 20 xmm0 [orig:112 s ] [112])\n>      (mem/c:OI (plus:DI (reg/f:DI 7 sp)\n>             (const_int -32 [0xffffffffffffffe0])) [3 s+0 S32 A128]))\n>\n> MEM_ALIGN should be used instead.\n>\n> 2. It replaced:\n>\n>   HARD_REG_SET hard_stack_slot_access = stack_slot_access;\n>   ...\n>       bool symbolic_const_load_p = false;\n>\n>       if (!TEST_HARD_REG_BIT (hard_stack_slot_access, regno))\n> ...\n>         symbolic_const_load_p = true;\n>       ...\n>\n>       if (!symbolic_const_load_p\n>           || ix86_access_stack_p...)\n> call ix86_update_stack_alignment.\n>\n> with\n>\n>       if (ix86_need_alignment_p...\n>           && ix86_access_stack_p...)\n> call ix86_update_stack_alignment.\n>\n> Since ix86_access_stack_p excludes registers on hard_stack_slot_access,\n> stack alignment isn't updated for registers on hard_stack_slot_access.\n> Instead, we should do\n>\n>       if (ix86_need_alignment_p...\n>           && (TEST_HARD_REG_BIT (hard_stack_slot_access, regno)\n>       || ix86_access_stack_p...))\n> call ix86_update_stack_alignment.\n\nThe compile times of PR target/124165 and PR target/124684 test are\nunchanged.\n\n> gcc/\n>\n> PR target/124759\n> * config/i386/i386.cc (ix86_need_alignment_p_1): Replace\n> GET_MODE_ALIGNMENT with MEM_ALIGN.\n> (ix86_find_max_used_stack_alignment): Restore\n> hard_stack_slot_access handling.\n>\n> gcc/testsuite/\n>\n> PR target/124759\n> * gcc.target/i386/pr124759.c: New test.\n>\n>\n> --\n> H.J.","headers":{"Return-Path":"<gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org>","X-Original-To":["incoming@patchwork.ozlabs.org","gcc-patches@gcc.gnu.org"],"Delivered-To":["patchwork-incoming@legolas.ozlabs.org","gcc-patches@gcc.gnu.org"],"Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=dNJk4H6K;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org\n (client-ip=2620:52:6:3111::32; helo=vm01.sourceware.org;\n envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org;\n receiver=patchwork.ozlabs.org)","sourceware.org;\n\tdkim=pass (2048-bit key,\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=dNJk4H6K","sourceware.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","sourceware.org; spf=pass smtp.mailfrom=gmail.com","server2.sourceware.org;\n arc=pass smtp.remote-ip=209.85.215.172"],"Received":["from vm01.sourceware.org (vm01.sourceware.org\n [IPv6:2620:52:6:3111::32])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fnQSF34j5z1yCs\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 04 Apr 2026 04:19:07 +1100 (AEDT)","from vm01.sourceware.org (localhost [127.0.0.1])\n\tby sourceware.org (Postfix) with ESMTP id AAF0E4BA23F9\n\tfor <incoming@patchwork.ozlabs.org>; Fri,  3 Apr 2026 17:19:05 +0000 (GMT)","from mail-pg1-f172.google.com (mail-pg1-f172.google.com\n [209.85.215.172])\n by sourceware.org (Postfix) with ESMTPS id 2B9714BA2E28\n for <gcc-patches@gcc.gnu.org>; Fri,  3 Apr 2026 17:18:39 +0000 (GMT)","by mail-pg1-f172.google.com with SMTP id\n 41be03b00d2f7-c7358a7a8d1so1355126a12.3\n for <gcc-patches@gcc.gnu.org>; Fri, 03 Apr 2026 10:18:39 -0700 (PDT)"],"DKIM-Filter":["OpenDKIM Filter v2.11.0 sourceware.org AAF0E4BA23F9","OpenDKIM Filter v2.11.0 sourceware.org 2B9714BA2E28"],"DMARC-Filter":"OpenDMARC Filter v1.4.2 sourceware.org 2B9714BA2E28","ARC-Filter":"OpenARC Filter v1.0.0 sourceware.org 2B9714BA2E28","ARC-Seal":["i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1775236719; cv=pass;\n b=BHNF73f3wB0KzxEks2wEghNXaetQQCCwq32PvCCGCnjjZ42IyjLn7QhimF/ohB08EdiKlLzRULzhsExpeyG9Aknlrtog8TpjvBV3qrO83wPDYYLb9n9Qt6NmaEDaLfOrhFIiaY4UMspx5lT9mlmNUyFpirQCJG/ON69iJQOik00=","i=1; a=rsa-sha256; t=1775236717; cv=none;\n d=google.com; s=arc-20240605;\n b=TaFB0PqjTJvHPVE+pP/iVuGp/Kvp7frYBQAfi9zbRyDsbh+OkxvXi08PQXo3mxMNgd\n Lz4azBnuWK8xbV9tGroGymoZM/YCa+xIE7KpBwuiXmxuHYqa8Y49uG/zy2sgJlltcha0\n eAQbFBckdN2bw2jH0SDm5unfzTpqR/3RFhoYfp2ok2GgnEjQhkkYD15radz92A1Ouu+F\n 09NA4UVPQ+q5AynN17SXG7yCOzToEawaPj/zqbM4cXJHaWjqj40A2FVt0BVemGvL1OLf\n FGSXWm1D/r6bmsKl/2r+jic/ozGLINek5n6+QjPvl4wtM4NPW98TTbpR3v20SJr++quK\n 1ICA=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=sourceware.org; s=key;\n t=1775236719; c=relaxed/simple;\n bh=J1JkN0xC8hJ+1E86taXk4Fe/UCV2Ob8Y4T6TaOaRiBI=;\n h=DKIM-Signature:MIME-Version:From:Date:Message-ID:Subject:To;\n b=OAhBxGpqTQ93D25Wt6SljBgtWblbZyRHLdbXuNui/dZJFFpV7+xp8HZOy5cWfQCXEF+uX4YMmmMtgrGomjiMYuKFtJuhco8MKf0venE7+dihJSrhcVmFqkMkLUrZmUs72MZdoMkqHU8x5+XYAg0OhazgrxOLf+DHh7sJk7+5ww8=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;\n s=arc-20240605;\n h=content-transfer-encoding:to:subject:message-id:date:from\n :in-reply-to:references:mime-version:dkim-signature;\n bh=FRnxEemcR4t1x45M/uMuMkECaes/MFg6PzTUFjGYYKc=;\n fh=okR1CaX4KpVgB6hlfiPM+t24kv6J9DbMhqBwAOjM2v0=;\n b=DUkmmB6xNUSyU2O7yLowHgvZkhoix2tf1H6XZ1CdsCN4ElNuuSo8T2vIUZFTkzPIfI\n bwznt11dxNYUgxN1h1Lv++bX0rappQM/yraK8SHYaEh/3WbrJlZc4E2aBav1xI/2HBPe\n ZvYJGy7gVgeoyWdS0WVq2/W0iO5tr9Ypzk15eX7w4P0Kljn5Kxq97Gm9V9p723JxMcye\n 9zU5EdtQ0SPklbz5+MCIsSU0wUDUXT2jD/S9spZPfiDIGhfGYbAePbP+whrLAJcmmXDw\n GLr6qcr3lAqCE+ACwpZVKTqGxIcq/tkgLXEwBnq9SwO+7xqc0kHORHdltQ/9+3XJdHd6\n p0mw==; darn=gcc.gnu.org"],"ARC-Authentication-Results":["i=2; server2.sourceware.org","i=1; mx.google.com; arc=none"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1775236717; x=1775841517; darn=gcc.gnu.org;\n h=content-transfer-encoding:to:subject:message-id:date:from\n :in-reply-to:references:mime-version:from:to:cc:subject:date\n :message-id:reply-to;\n bh=FRnxEemcR4t1x45M/uMuMkECaes/MFg6PzTUFjGYYKc=;\n b=dNJk4H6K4FEiRZypHDm5GyG/Ul3JZ/wqF4qp+/bNQ5nCSv2mRaoWY51ZOqGujTCqt3\n dg+eSMM8VbSKGkouC9hSLyIy14t9ia0UJRbSGWgBssI4sHRzbMPJ8dEC0uFceUQSPPRs\n pNromCryY4RNfXodPErl3Na/2Leva0o1bxxfmdFWldciHdTerEr1EIYhSocOvO2dW7Vg\n t+r95SY0BjdzHDjQ+3iq4lGR3jbrYBqH1LZkyud4ZSIaIZyuJSbt9PPp8fOQ9kw6VcE3\n O+BliHNtu1ikpXD+LFD+x/OaVni66/iTvazGiLdaomDt7p0N/kxuc+5/9RaF/aUeXWIh\n 0UsQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775236717; x=1775841517;\n h=content-transfer-encoding:to:subject:message-id:date:from\n :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=FRnxEemcR4t1x45M/uMuMkECaes/MFg6PzTUFjGYYKc=;\n b=eJV3NDc3E1jTtyV7AxewJjZrIC49VQwehA5GTTiq3gIp1E3NDuAtSlPRbcb2MAyLCI\n XCUI3dxmOKPMP+gQHoofM09xcRj4791Qhc6KVplI/17UREEldM1/bIxb7760AUtb3gvf\n 02G7uZc0HcJB2V0CoRtnFnqI9aNb+NWEtX1HB+tkwHk+UkSwk0XNt7bEpLDext0GRP1A\n CsGkZwbPPlmsX7O1JrctIm36xacEzgQm2Cuzhlw9wTyrB6L2dAORaEXI22/1hdthewZe\n x3vzIz+5f6YYy0bePGKvR3sSCZ3fziTnsPpTEp9eyjyQeG1KU2+CprTJ0E1dT+9Kw3wr\n uCzA==","X-Gm-Message-State":"AOJu0Yw+0/KbnKOAziXvl9P6RI8BGFxh1dXITfB+lgEkUEvmYlcqsInN\n G5BSdKMet5COZgKBpk8l1myTYoSwSBldQ0j7vQO+Dz3rKOI4vos1Zgnc9jgGyqwHJo7dC2hLNFY\n fWBsMlIlgbbTorjA+xbvmu5S61vsqmb8vW248zk2yxw==","X-Gm-Gg":"ATEYQzxwSVA3GL6M+9VOB6mYeeCimw4i3Ax+ZhGhsnVNDYlpzCPaIsskrA7mI+MD3E9\n p6hFrtx1giR9R7rhw37OT5hNF8qju5mwkdOVDcR8sMwJr+L72maNVTZON3nsXyX5wQvz97EdwGT\n ehatCClGc8+t5fQX0MkU0SX6dGdC5Jpc43cDvgYQFuya3KAymPM10cVDkOrCQRl7yymN/nYiuxN\n 0gMzBHKhDN2HFyjiwq0anBvFRW9vIb0PE8QShAp4RIi3KAuavLKH0oP7n6y0PrMAOEN3ckbyu+m\n qSzbS4B2","X-Received":"by 2002:a05:6300:218f:b0:39c:5f63:d9ab with SMTP id\n adf61e73a8af0-39f2f173a84mr3417835637.62.1775236717222; Fri, 03 Apr 2026\n 10:18:37 -0700 (PDT)","MIME-Version":"1.0","References":"\n <CAMe9rOqehAHY1DjMoco_vDqoPSY4-o=q=Ty6Yro9uDHOy+2CBg@mail.gmail.com>","In-Reply-To":"\n <CAMe9rOqehAHY1DjMoco_vDqoPSY4-o=q=Ty6Yro9uDHOy+2CBg@mail.gmail.com>","From":"\"H.J. Lu\" <hjl.tools@gmail.com>","Date":"Sat, 4 Apr 2026 01:18:00 +0800","X-Gm-Features":"AQROBzBrnnIcLaEkNMiWJXYXZ-Hu7-LpYLZwAes5NWyOfz0e2a4b2ebBmN0sw6k","Message-ID":"\n <CAMe9rOp-EFNdwdahM9m3y-2GneOQ2BF2P6mhkkjgXUybQXb2XA@mail.gmail.com>","Subject":"Re: [PATCH] Correct x86: Call ix86_access_stack_p only for larger\n alignment","To":"GCC Patches <gcc-patches@gcc.gnu.org>, Richard Biener <rguenther@suse.de>,\n Uros Bizjak <ubizjak@gmail.com>, Hongtao Liu <hongtao.liu@intel.com>","Content-Type":"text/plain; charset=\"UTF-8\"","Content-Transfer-Encoding":"quoted-printable","X-BeenThere":"gcc-patches@gcc.gnu.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Gcc-patches mailing list <gcc-patches.gcc.gnu.org>","List-Unsubscribe":"<https://gcc.gnu.org/mailman/options/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=unsubscribe>","List-Archive":"<https://gcc.gnu.org/pipermail/gcc-patches/>","List-Post":"<mailto:gcc-patches@gcc.gnu.org>","List-Help":"<mailto:gcc-patches-request@gcc.gnu.org?subject=help>","List-Subscribe":"<https://gcc.gnu.org/mailman/listinfo/gcc-patches>,\n <mailto:gcc-patches-request@gcc.gnu.org?subject=subscribe>","Errors-To":"gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org"}}]