[{"id":3673000,"web_url":"http://patchwork.ozlabs.org/comment/3673000/","msgid":"<1f4df7ac-6346-4004-9c78-06706f3a91cf@kernel.org>","list_archive_url":null,"date":"2026-04-03T07:02:31","subject":"Re: [PATCH] ahci: force 32-bit DMA for JMicron JMB582/JMB585","submitter":{"id":86188,"url":"http://patchwork.ozlabs.org/api/people/86188/","name":"Damien Le Moal","email":"dlemoal@kernel.org"},"content":"On 4/3/26 14:04, Arthur Husband wrote:\n> The JMicron JMB585 (and JMB582) SATA controllers advertise 64-bit DMA\n> support via the S64A bit in the AHCI CAP register, but their 64-bit DMA\n> implementation is defective. Under sustained I/O, DMA transfers targeting\n> addresses above 4GB silently corrupt data — writes land at incorrect\n> memory addresses with no errors logged.\n> \n> This has been confirmed on multiple platforms (Minisforum N5 Pro,\n> Raspberry Pi, Unraid, Proxmox, TrueNAS) and is consistent with the\n> controller truncating or mishandling upper address bits during 64-bit\n> DMA transactions.\n> \n> The failure pattern is identical to the ASMedia ASM1062 (commit\n> edb96a15dc18), which also falsely advertised 64-bit DMA and was fixed\n> with AHCI_HFLAG_32BIT_ONLY.\n> \n> On the Minisforum N5 Pro specifically, the combination of the JMB585's\n> broken 64-bit DMA with the AMD Family 1Ah (Strix Point) IOMMU causes\n> silent data corruption that is only detectable via checksumming\n> filesystems (BTRFS/ZFS scrub). The corruption occurs when 32-bit IOVA\n> space is exhausted and the kernel transparently switches to 64-bit DMA\n> addresses.\n> \n> Add device-specific PCI ID entries for the JMB582 (0x0582) and JMB585\n> (0x0585) before the generic JMicron class match, using a new board type\n> that combines AHCI_HFLAG_IGN_IRQ_IF_ERR (preserving existing behavior)\n> with AHCI_HFLAG_32BIT_ONLY to force 32-bit DMA masks.\n> \n> Investigation and patch development assisted by Claude (Anthropic AI).\n\nWe do not do advertisement for commercial software. So please drop this.\n\n> \n> Signed-off-by: Arthur Husband <artmoty@gmail.com>\n> ---\n>  drivers/ata/ahci.c | 16 +++++++++++++++-\n>  1 file changed, 15 insertions(+), 1 deletion(-)\n> \n> diff --git a/drivers/ata/ahci.c b/drivers/ata/ahci.c\n> index XXXXXXX..XXXXXXX 100644\n> --- a/drivers/ata/ahci.c\n> +++ b/drivers/ata/ahci.c\n> @@ -51,6 +51,7 @@ enum board_ids {\n>  \tboard_ahci,\n>  \tboard_ahci_43bit_dma,\n>  \tboard_ahci_ign_iferr,\n> +\tboard_ahci_jmb585,\n\nPlease move this entry down in the chipset specific section of the enum.\n\nOther than this, looks OK to me. Thanks for the detailed commit message.\n\n>  \tboard_ahci_no_debounce_delay,\n>  \tboard_ahci_no_msi,\n>  \t/*\n> @@ -115,6 +116,14 @@ static const struct ata_port_info ahci_port_info[] = {\n>  \t\t.udma_mask\t= ATA_UDMA6,\n>  \t\t.port_ops\t= &ahci_ops,\n>  \t},\n> +\t/* JMicron JMB582/585: 64-bit DMA is broken, force 32-bit */\n> +\t[board_ahci_jmb585] = {\n> +\t\tAHCI_HFLAGS\t(AHCI_HFLAG_IGN_IRQ_IF_ERR |\n> +\t\t\t\t AHCI_HFLAG_32BIT_ONLY),\n> +\t\t.flags\t\t= AHCI_FLAG_COMMON,\n> +\t\t.pio_mask\t= ATA_PIO4,\n> +\t\t.udma_mask\t= ATA_UDMA6,\n> +\t\t.port_ops\t= &ahci_ops,\n> +\t},\n>  \t[board_ahci_no_debounce_delay] = {\n>  \t\t.flags\t\t= AHCI_FLAG_COMMON,\n>  \t\t.link_flags\t= ATA_LFLAG_NO_DEBOUNCE_DELAY,\n> @@ -XXX,7 +XXX,12 @@ static const struct pci_device_id ahci_pci_tbl[] = {\n>  \t...\n> \n> -\t/* JMicron 360/1/3/5/6, match class to avoid IDE function */\n> +\t/* JMicron JMB582/585: force 32-bit DMA (broken 64-bit implementation) */\n> +\t{ PCI_VDEVICE(JMICRON, 0x0582), board_ahci_jmb585 },\n> +\t{ PCI_VDEVICE(JMICRON, 0x0585), board_ahci_jmb585 },\n> +\n> +\t/* JMicron 360/1/3/5/6, match class to avoid IDE function */\n>  \t{ PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,\n>  \t  PCI_CLASS_STORAGE_SATA_AHCI, 0xffffff, board_ahci_ign_iferr },\n> \n> --","headers":{"Return-Path":"\n <linux-ide+bounces-5436-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-ide@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=N3BEqpIl;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-ide+bounces-5436-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"N3BEqpIl\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fn8ms2z5vz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 03 Apr 2026 18:02:37 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 238D3301D302\n\tfor <incoming@patchwork.ozlabs.org>; Fri,  3 Apr 2026 07:02:35 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 0BAE92FC89C;\n\tFri,  3 Apr 2026 07:02:34 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id DC9A51DF980\n\tfor <linux-ide@vger.kernel.org>; Fri,  3 Apr 2026 07:02:33 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id E0211C4CEF7;\n\tFri,  3 Apr 2026 07:02:32 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775199753; cv=none;\n b=dhNTBL3EYfErT37BhqyoP2FC950kOjfgEi2PSW/HeBB45mC5Bnban4ckFaBYD1CKD1QfFg25yUNGvogfk8iHI5ANuZME/wkTjq1B1J6/Ksi3Kq13crTGstGSuQlWM+5OcIBF/Cw1jjEeR9M0TmHn4UnD7RKyvKeNksUiLL7JT3Y=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775199753; c=relaxed/simple;\n\tbh=u0pWnDIY+BkyGyjOfK+GZ0suVjuuyVhADNo/bzk0Ww0=;\n\th=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:\n\t In-Reply-To:Content-Type;\n b=iQEHutYVGPOR1v07Yg1xtlWXIm3S68pwTdKe5VrZAnDb/jaIjSzNuykB5LfUq/ufXS72Kqr5rR5uMchbjn+khr8092S0AYqGQHEAEAekD32dgp5xRfipmnz8toiDqSFG8LzUcLvDv8Z4WMQ5kLkwNrel8i6MQexn52pcVjLsMGo=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=N3BEqpIl; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1775199753;\n\tbh=u0pWnDIY+BkyGyjOfK+GZ0suVjuuyVhADNo/bzk0Ww0=;\n\th=Date:Subject:To:Cc:References:From:In-Reply-To:From;\n\tb=N3BEqpIl8mCZMON9+vWZHADcY3KDBleG5QIyNR6K4a1lij1jD2+ztIdYAtgA/Gg7q\n\t UU76tSJxOjfUN3fKVXwe9s9gj2giuI7dhtZnTSoGfOVJZ/o7IGDlvhZIr/ewN4C4pQ\n\t Q/ViBORnTp1DVrpnUx4G3tLOd7Vu4ChrCcWuxkvILlLUWq/ok2k1P0nGcyodvMAXZG\n\t FfAA6jiZyfDTWdMMonJ+wGY5QIBxURxUa/bQ+ZE6pxz03KYfQ4nXJh8Z2OpSoD9B/n\n\t K04bpHLqeJy2KP1giIxucgmOGb9DQTiHTGOckIvO7th5pRS5EpxJ5zP3guVoidRzt8\n\t ErAIm4CI3wL6w==","Message-ID":"<1f4df7ac-6346-4004-9c78-06706f3a91cf@kernel.org>","Date":"Fri, 3 Apr 2026 16:02:31 +0900","Precedence":"bulk","X-Mailing-List":"linux-ide@vger.kernel.org","List-Id":"<linux-ide.vger.kernel.org>","List-Subscribe":"<mailto:linux-ide+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-ide+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","User-Agent":"Mozilla Thunderbird","Subject":"Re: [PATCH] ahci: force 32-bit DMA for JMicron JMB582/JMB585","To":"Arthur Husband <artmoty@gmail.com>, linux-ide@vger.kernel.org","Cc":"cassel@kernel.org","References":"<20260403050418.50398-1-artmoty@gmail.com>","Content-Language":"en-US","From":"Damien Le Moal <dlemoal@kernel.org>","Organization":"Western Digital Research","In-Reply-To":"<20260403050418.50398-1-artmoty@gmail.com>","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit"}},{"id":3673015,"web_url":"http://patchwork.ozlabs.org/comment/3673015/","msgid":"<ac92eQ4mKy1GSIo_@ryzen>","list_archive_url":null,"date":"2026-04-03T08:12:41","subject":"Re: [PATCH] ahci: force 32-bit DMA for JMicron JMB582/JMB585","submitter":{"id":87751,"url":"http://patchwork.ozlabs.org/api/people/87751/","name":"Niklas Cassel","email":"cassel@kernel.org"},"content":"On Thu, Apr 02, 2026 at 10:04:18PM -0700, Arthur Husband wrote:\n> The JMicron JMB585 (and JMB582) SATA controllers advertise 64-bit DMA\n> support via the S64A bit in the AHCI CAP register, but their 64-bit DMA\n> implementation is defective. Under sustained I/O, DMA transfers targeting\n> addresses above 4GB silently corrupt data — writes land at incorrect\n> memory addresses with no errors logged.\n> \n> This has been confirmed on multiple platforms (Minisforum N5 Pro,\n> Raspberry Pi, Unraid, Proxmox, TrueNAS) and is consistent with the\n> controller truncating or mishandling upper address bits during 64-bit\n> DMA transactions.\n\nThis does not make sense to me (probably because it is AI generated).\n\nWhat is a platform here? Rasperry Pi is a SBC, TrueNAS is a Linux distro\nbased on Debian.\n\nI would just drop this whole paragraph.\n\n\n> \n> The failure pattern is identical to the ASMedia ASM1062 (commit\n> edb96a15dc18), which also falsely advertised 64-bit DMA and was fixed\n> with AHCI_HFLAG_32BIT_ONLY.\n\nPlease use the normal kernel style to reference commits, i.e.:\n\"commit '12 character SHA1' (description)\"\n\ngit --no-pager show -s --abbrev-commit --abbrev=12 --pretty=format:\"%h (\\\"%s\\\")%n\"\n\nAlso, the SHA1 you are referencing does not exist in mainline.\n\nMost likely you are thinking of:\ncommit 20730e9b2778 (\"ahci: add 43-bit DMA address quirk for ASMedia\nASM1061 controllers\")\n\nHowever, this commit uses flag AHCI_HFLAG_43BIT_ONLY\n(and not AHCI_HFLAG_32BIT_ONLY as claimed by AI).\n\n\n> \n> On the Minisforum N5 Pro specifically, the combination of the JMB585's\n> broken 64-bit DMA with the AMD Family 1Ah (Strix Point) IOMMU causes\n> silent data corruption that is only detectable via checksumming\n> filesystems (BTRFS/ZFS scrub). The corruption occurs when 32-bit IOVA\n\nWe don't usually mention out of tree filesystems (ZFS) in our commit logs.\n\n\nThank you for the patch!\n\n\nKind regards,\nNiklas","headers":{"Return-Path":"\n <linux-ide+bounces-5438-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-ide@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=qH5FQrcE;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-ide+bounces-5438-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"qH5FQrcE\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fnBLK4SrFz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 03 Apr 2026 19:13:13 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 9EFE1306ABDC\n\tfor <incoming@patchwork.ozlabs.org>; Fri,  3 Apr 2026 08:12:48 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C6A55339870;\n\tFri,  3 Apr 2026 08:12:45 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id A4BEC29D266\n\tfor <linux-ide@vger.kernel.org>; Fri,  3 Apr 2026 08:12:45 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 6C631C4CEF7;\n\tFri,  3 Apr 2026 08:12:44 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775203965; cv=none;\n b=WTLUAUeY4ctnPdOeQgpcmBbMdBdPHMWwfPl7mxepG/gBvidt+m1q9yhXSdatFT3TWkrubA3I+PlMngDDmtNm4HQsdIHKyTFKBHIhW6nORmrJK+6m1eGEZnntas/MzXw1y6sS4YUH5E6nJVXxUdDoDZMb1mSQmoT4NArz4ELPz0c=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775203965; c=relaxed/simple;\n\tbh=8T9e2Rz4NOKzrtMqHOEWMInjhF08LF90cYjI1ys0Pdg=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=E0Psc0I1+kZMyhD38EFmffvjKIQ+ulCPNcqUbWLlC5VdmIZ108v3h66sCYAjNHoXd/atSn2Y930UcrQ/5kAq2sOpWa0uulXM2h1CyBYUWRFfWB0BvBobVmBcmgot0xYkQcANXVgGqi63lRV0xbGK6XLKOwcfdA9cbsf1AOyIM0s=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=qH5FQrcE; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1775203965;\n\tbh=8T9e2Rz4NOKzrtMqHOEWMInjhF08LF90cYjI1ys0Pdg=;\n\th=Date:From:To:Cc:Subject:References:In-Reply-To:From;\n\tb=qH5FQrcEQ8EN/mr2s8bx+/D3Jq9cXmwU5A96eflfO8sM42IwI2K8Gl4hIORkJR1F/\n\t Ar7z+LwPDEmPJje+50fgTx3fJgty1ShnLvYq3tBF4QxFF1JVNwN1sddJtk4gW/vRkK\n\t /1yClZn7b7jRrtChmHZPQfBvuA1q0E8EuS9wJDAUycqjfH+eRgmStjE/qGFYzny1G3\n\t opBgIm6j44A2cH4+kRtDWhEVuibmlqA0tXfJEgxC0dILkgRDBWHOQ4RrNvvsR5tOcT\n\t spb/YRGxeMl1aIv/ytAE6pkipMoAfUf6WlB9rQX6SjPDYhC7+X5hGlM35e8vTdGiIA\n\t cFxU9HwKXbxDA==","Date":"Fri, 3 Apr 2026 10:12:41 +0200","From":"Niklas Cassel <cassel@kernel.org>","To":"Arthur Husband <artmoty@gmail.com>","Cc":"linux-ide@vger.kernel.org, dlemoal@kernel.org","Subject":"Re: [PATCH] ahci: force 32-bit DMA for JMicron JMB582/JMB585","Message-ID":"<ac92eQ4mKy1GSIo_@ryzen>","References":"<20260403050418.50398-1-artmoty@gmail.com>","Precedence":"bulk","X-Mailing-List":"linux-ide@vger.kernel.org","List-Id":"<linux-ide.vger.kernel.org>","List-Subscribe":"<mailto:linux-ide+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-ide+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=utf-8","Content-Disposition":"inline","Content-Transfer-Encoding":"8bit","In-Reply-To":"<20260403050418.50398-1-artmoty@gmail.com>"}},{"id":3673017,"web_url":"http://patchwork.ozlabs.org/comment/3673017/","msgid":"<ac939EPg02HvVmqv@ryzen>","list_archive_url":null,"date":"2026-04-03T08:19:00","subject":"Re: [PATCH] ahci: force 32-bit DMA for JMicron JMB582/JMB585","submitter":{"id":87751,"url":"http://patchwork.ozlabs.org/api/people/87751/","name":"Niklas Cassel","email":"cassel@kernel.org"},"content":"Hello Arthur,\n\nPlease also prefix your subject with \"ata: \"\n(I know that we have not always been consistent with this historically.)\n\ni.e.\nata: ahci: force 32-bit DMA for JMicron JMB582/JMB585\n\n\nKind regards,\nNiklas","headers":{"Return-Path":"\n <linux-ide+bounces-5439-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-ide@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=LHvYhHUo;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-ide+bounces-5439-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"LHvYhHUo\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fnBXY15Szz1yCs\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 03 Apr 2026 19:22:05 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id E7B12300EA9A\n\tfor <incoming@patchwork.ozlabs.org>; Fri,  3 Apr 2026 08:19:04 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 5663C26FDBF;\n\tFri,  3 Apr 2026 08:19:04 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 345DB175A7B\n\tfor <linux-ide@vger.kernel.org>; Fri,  3 Apr 2026 08:19:03 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id D49ABC4CEF7;\n\tFri,  3 Apr 2026 08:19:02 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1775204344; cv=none;\n b=QEMcxqbE+oU3kp7n+rLfH3AMZe3YdJgE1hLmit6W6JZPw6QzZHLsn3r8kYc6U7958ctODjyTkGh4SLqQLoJiQuQUxyR7En9F/Gmk4Z9DSVDKg0vm0nG3wTb2ogNX3D9bpObiO7fSyPv/qyCScnMmcKQzR/H6Pv2kmMDRjFppTMo=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1775204344; c=relaxed/simple;\n\tbh=noPti39zCNOgZ84iHdz/tQnVEnPjev+m5yFv/pouuzA=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=ozpVkJNC/YhB9ytLLAI0rmEi3Hk94f6z2etlNAIDmOENTve/45ZqNIZLoS5oNVPoUnkEckId0jJ1OdbTRSo5h6/2SAduCVWMH2q6ErBhcJfv17XT6NWnsP/+fx/wJMGzOu9CjbwIQCzc4IaBGR8LJ770ATWxzAySoj9I7DHMrj4=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=LHvYhHUo; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1775204343;\n\tbh=noPti39zCNOgZ84iHdz/tQnVEnPjev+m5yFv/pouuzA=;\n\th=Date:From:To:Cc:Subject:References:In-Reply-To:From;\n\tb=LHvYhHUod68d4PJvLI88eYeN11OVXplQeAcVZKRSggYDx31ze6u1t0GP2UvEx7YsB\n\t hqq6kjQcvJ07pN92DZOJyPnuoaCft8b+qEP9wcJHg8JK9x9lqhyoD+9e/wHPyDr9H5\n\t HKhAW9x9ErYW+0GYVVS/jWiLPEJf+1/21dMksWW+Ojqjs4QZNLrc/gMZR+gijEVIYf\n\t t1nPBR+PBdjrLSnDWy+NCpmJjAmvzwNXJUcLa1ocYpTf3xo4sfOr5LhM7Tux266hQB\n\t w57NoT7dKTCd/e8D6HSe+zrPKSQiiu3jfZTpIBT3+5BhMP07qmIGvz9zCH6MMCYOVj\n\t Fw982XsXQWP0Q==","Date":"Fri, 3 Apr 2026 10:19:00 +0200","From":"Niklas Cassel <cassel@kernel.org>","To":"Arthur Husband <artmoty@gmail.com>","Cc":"linux-ide@vger.kernel.org, dlemoal@kernel.org","Subject":"Re: [PATCH] ahci: force 32-bit DMA for JMicron JMB582/JMB585","Message-ID":"<ac939EPg02HvVmqv@ryzen>","References":"<20260403050418.50398-1-artmoty@gmail.com>","Precedence":"bulk","X-Mailing-List":"linux-ide@vger.kernel.org","List-Id":"<linux-ide.vger.kernel.org>","List-Subscribe":"<mailto:linux-ide+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-ide+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20260403050418.50398-1-artmoty@gmail.com>"}}]