[{"id":3670722,"web_url":"http://patchwork.ozlabs.org/comment/3670722/","msgid":"<202603291013.6DnmGjG3-lkp@intel.com>","list_archive_url":null,"date":"2026-03-29T02:43:38","subject":"Re: [PATCH v2 3/5] mfd: sprd-sc27xx: Switch to devm_mfd_add_devices()","submitter":{"id":67315,"url":"http://patchwork.ozlabs.org/api/people/67315/","name":"kernel test robot","email":"lkp@intel.com"},"content":"Hi Otto,\n\nkernel test robot noticed the following build warnings:\n\n[auto build test WARNING on 85964cdcad0fac9a0eb7b87a0f9d88cc074b854c]\n\nurl: https://github.com/intel-lab-lkp/linux/commits/Otto-Pfl-ger/dt-bindings-rtc-sc2731-Add-compatible-for-SC2730/20260327-162827\nbase: 85964cdcad0fac9a0eb7b87a0f9d88cc074b854c\npatch link: https://lore.kernel.org/r/20260325-sc27xx-mfd-cells-v2-3-d0ebb60aa4a7%40abscue.de\npatch subject: [PATCH v2 3/5] mfd: sprd-sc27xx: Switch to devm_mfd_add_devices()\nconfig: sparc64-allmodconfig (https://download.01.org/0day-ci/archive/20260329/202603291013.6DnmGjG3-lkp@intel.com/config)\ncompiler: clang version 23.0.0git (https://github.com/llvm/llvm-project 054e11d1a17e5ba88bb1a8ef32fad3346e80b186)\nreproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20260329/202603291013.6DnmGjG3-lkp@intel.com/reproduce)\n\nIf you fix the issue in a separate patch/commit (i.e. not just a new version of\nthe same patch/commit), kindly add following tags\n| Reported-by: kernel test robot \n| Closes: https://lore.kernel.org/oe-kbuild-all/202603291013.6DnmGjG3-lkp@intel.com/\n\nAll warnings (new ones prefixed by >>):\n\n>> drivers/mfd/sprd-sc27xx-spi.c:188:14: warning: cast to smaller integer type 'enum sprd_pmic_type' from 'const void *' [-Wvoid-pointer-to-enum-cast]\n 188 | pmic_type = (enum sprd_pmic_type)of_device_get_match_data(&spi->dev);\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n 1 warning generated.\n\n\nvim +188 drivers/mfd/sprd-sc27xx-spi.c\n\n 179\t\n 180\tstatic int sprd_pmic_probe(struct spi_device *spi)\n 181\t{\n 182\t\tstruct sprd_pmic *ddata;\n 183\t\tenum sprd_pmic_type pmic_type;\n 184\t\tconst struct sprd_pmic_data *pdata;\n 185\t\tconst struct mfd_cell *cells;\n 186\t\tint ret, i, num_cells;\n 187\t\n > 188\t\tpmic_type = (enum sprd_pmic_type)of_device_get_match_data(&spi->dev);\n 189\t\n 190\t\tswitch (pmic_type) {\n 191\t\tcase PMIC_TYPE_SC2730:\n 192\t\t\tpdata = &sc2730_data;\n 193\t\t\tcells = sc2730_devices;\n 194\t\t\tnum_cells = ARRAY_SIZE(sc2730_devices);\n 195\t\t\tbreak;\n 196\t\tcase PMIC_TYPE_SC2731:\n 197\t\t\tpdata = &sc2731_data;\n 198\t\t\tcells = sc2731_devices;\n 199\t\t\tnum_cells = ARRAY_SIZE(sc2731_devices);\n 200\t\t\tbreak;\n 201\t\tdefault:\n 202\t\t\tdev_err(&spi->dev, \"Invalid device ID\\n\");\n 203\t\t\treturn -EINVAL;\n 204\t\t}\n 205\t\n 206\t\tddata = devm_kzalloc(&spi->dev, sizeof(*ddata), GFP_KERNEL);\n 207\t\tif (!ddata)\n 208\t\t\treturn -ENOMEM;\n 209\t\n 210\t\tddata->regmap = devm_regmap_init(&spi->dev, &sprd_pmic_regmap,\n 211\t\t\t\t\t\t &spi->dev, &sprd_pmic_config);\n 212\t\tif (IS_ERR(ddata->regmap)) {\n 213\t\t\tret = PTR_ERR(ddata->regmap);\n 214\t\t\tdev_err(&spi->dev, \"Failed to allocate register map %d\\n\", ret);\n 215\t\t\treturn ret;\n 216\t\t}\n 217\t\n 218\t\tspi_set_drvdata(spi, ddata);\n 219\t\tddata->dev = &spi->dev;\n 220\t\tddata->irq = spi->irq;\n 221\t\tddata->pdata = pdata;\n 222\t\n 223\t\tddata->irq_chip.name = dev_name(&spi->dev);\n 224\t\tddata->irq_chip.status_base =\n 225\t\t\tpdata->irq_base + SPRD_PMIC_INT_MASK_STATUS;\n 226\t\tddata->irq_chip.unmask_base = pdata->irq_base + SPRD_PMIC_INT_EN;\n 227\t\tddata->irq_chip.ack_base = 0;\n 228\t\tddata->irq_chip.num_regs = 1;\n 229\t\tddata->irq_chip.num_irqs = pdata->num_irqs;\n 230\t\n 231\t\tddata->irqs = devm_kcalloc(&spi->dev,\n 232\t\t\t\t\t pdata->num_irqs, sizeof(struct regmap_irq),\n 233\t\t\t\t\t GFP_KERNEL);\n 234\t\tif (!ddata->irqs)\n 235\t\t\treturn -ENOMEM;\n 236\t\n 237\t\tddata->irq_chip.irqs = ddata->irqs;\n 238\t\tfor (i = 0; i < pdata->num_irqs; i++)\n 239\t\t\tddata->irqs[i].mask = BIT(i);\n 240\t\n 241\t\tret = devm_regmap_add_irq_chip(&spi->dev, ddata->regmap, ddata->irq,\n 242\t\t\t\t\t IRQF_ONESHOT, 0,\n 243\t\t\t\t\t &ddata->irq_chip, &ddata->irq_data);\n 244\t\tif (ret) {\n 245\t\t\tdev_err(&spi->dev, \"Failed to add PMIC irq chip %d\\n\", ret);\n 246\t\t\treturn ret;\n 247\t\t}\n 248\t\n 249\t\tret = devm_mfd_add_devices(&spi->dev, PLATFORM_DEVID_AUTO,\n 250\t\t\t\t\t cells, num_cells, NULL, 0,\n 251\t\t\t\t\t regmap_irq_get_domain(ddata->irq_data));\n 252\t\tif (ret) {\n 253\t\t\tdev_err(&spi->dev, \"Failed to populate sub-devices %d\\n\", ret);\n 254\t\t\treturn ret;\n 255\t\t}\n 256\t\n 257\t\tret = devm_device_init_wakeup(&spi->dev);\n 258\t\tif (ret)\n 259\t\t\treturn dev_err_probe(&spi->dev, ret, \"Failed to init wakeup\\n\");\n 260\t\n 261\t\treturn 0;\n 262\t}\n 263","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-rtc@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=lJWFP9vO;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-rtc+bounces-6260-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"lJWFP9vO\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.10","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=intel.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fjzK422Xlz1xrn\n\tfor ; Sun, 29 Mar 2026 13:46:00 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 94D87301DCD7\n\tfor ; Sun, 29 Mar 2026 02:44:29 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id ED62623C516;\n\tSun, 29 Mar 2026 02:44:28 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [198.175.65.10])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 0E5FF40DFA9;\n\tSun, 29 Mar 2026 02:44:25 +0000 (UTC)","from orviesa006.jf.intel.com ([10.64.159.146])\n by orvoesa102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 28 Mar 2026 19:44:25 -0700","from lkp-server01.sh.intel.com (HELO 3905d212be1b) ([10.239.97.150])\n by orviesa006.jf.intel.com with ESMTP; 28 Mar 2026 19:44:21 -0700","from kbuild by 3905d212be1b with local (Exim 4.98.2)\n\t(envelope-from )\n\tid 1w6g8P-00000000C1B-46D9;\n\tSun, 29 Mar 2026 02:44:17 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774752268; cv=none;\n b=XP7zEIhKCfBER6YYHYW++oQVazt7zOnxjU1BMmgK5eEfaQRjk78MigEwur/Ek0H4L7EqG5vdXR7E0dtqQygkP+ny097CAIPczs2P8jZ3AOJ21B+jSnYe+fuILMQrC8QphoFBDl6IU2guJuzKLkYRJ8Mzq5b8qg06CzBKm4Jm4nY=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774752268; c=relaxed/simple;\n\tbh=zP8pKciSR07cE+zE4CuckNxlz1naeSv/P8AgYFY+L+0=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=gLYtwKSSZWt1ledKCaCiy/yyzO10aSX3HyLnjTSNOAG2bX2y2Pe65d+Mf/V9DOilkKvr1UBc+f8nQtPMDXZxV5Kl0NRL6VMi6s9ipgQ9lSRwuD0akWVJ0erWSUNA/uOV/PKIHcJQBtCrjhmU5maiPhyndw72YaFvYhCZSffdp7M=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com;\n spf=pass smtp.mailfrom=intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=lJWFP9vO; arc=none smtp.client-ip=198.175.65.10","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1774752266; x=1806288266;\n h=date:from:to:cc:subject:message-id:references:\n mime-version:in-reply-to;\n bh=zP8pKciSR07cE+zE4CuckNxlz1naeSv/P8AgYFY+L+0=;\n b=lJWFP9vOPi5B8ij+TirJ1RfGtpFn6xCB76oo7hfifZMHJoQhF4YR8MVW\n 6tNSR15i+UzUwSRySedtAIs8P7JFqz/uqQIq8h3kYBliN/4PqHWZ6AwEq\n trWPnIEqXhMP0eKhK7ZGwmVPKSJg4jvZ9lOd695/SXfqn2lbabOFMJAY/\n vgYepJGigPl0AUAwPL+uLKtAuNR13BBtMLKlftnDTw/3gH0AW7AA8LvrH\n +pokTqnVGG0FD7Z4LcyXmZEBjTHrk7ifRwaCgYfT1+1n+i0XlEfIsQ2ZS\n 7WdKHNDfKqYk09taY5vYBG35rK/EraQiVWa1emwackQY3cBm3zjpnOwPn\n g==;","X-CSE-ConnectionGUID":["P2/rlQQSQNmcRVVys6UmGg==","/GOkUf93RbSK9TYX5Vm+Zw=="],"X-CSE-MsgGUID":["0lQYCxcmQMSqs0nqI1FF+Q==","PiBYSUfHRqK2zAYwZmdP0g=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11742\"; a=\"93165221\"","E=Sophos;i=\"6.23,147,1770624000\";\n d=\"scan'208\";a=\"93165221\"","E=Sophos;i=\"6.23,147,1770624000\";\n d=\"scan'208\";a=\"224730212\""],"X-ExtLoop1":"1","Date":"Sun, 29 Mar 2026 10:43:38 +0800","From":"kernel test robot ","To":"Otto =?iso-8859-1?q?Pfl=FCger?= ,\n Alexandre Belloni ,\n Rob Herring , Krzysztof Kozlowski ,\n Conor Dooley , Orson Zhai ,\n Baolin Wang ,\n Chunyan Zhang , Lee Jones ,\n Pavel Machek , Liam Girdwood ,\n Mark Brown , Sebastian Reichel ","Cc":"llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev,\n linux-rtc@vger.kernel.org, devicetree@vger.kernel.org,\n linux-kernel@vger.kernel.org, linux-leds@vger.kernel.org,\n linux-pm@vger.kernel.org,\n Otto =?iso-8859-1?q?Pfl=FCger?= ","Subject":"Re: [PATCH v2 3/5] mfd: sprd-sc27xx: Switch to devm_mfd_add_devices()","Message-ID":"<202603291013.6DnmGjG3-lkp@intel.com>","References":"<20260325-sc27xx-mfd-cells-v2-3-d0ebb60aa4a7@abscue.de>","Precedence":"bulk","X-Mailing-List":"linux-rtc@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20260325-sc27xx-mfd-cells-v2-3-d0ebb60aa4a7@abscue.de>"}}]