[{"id":3669577,"web_url":"http://patchwork.ozlabs.org/comment/3669577/","msgid":"<acT_dZoWB7ZMilE0@orome>","list_archive_url":null,"date":"2026-03-26T09:42:20","subject":"Re: [PATCH v2 5/7] pwm: tegra: Parametrize duty and scale field\n widths","submitter":{"id":92481,"url":"http://patchwork.ozlabs.org/api/people/92481/","name":"Thierry Reding","email":"thierry.reding@kernel.org"},"content":"On Wed, Mar 25, 2026 at 07:17:03PM +0900, Mikko Perttunen wrote:\n> Tegra264 has wider fields for the duty and scale register fields.\n> Parameterize the driver in preparation. The depth value also\n> becomes disconnected from the width of the duty field, so define\n> it separately.\n> \n> Co-developed-by: Yi-Wei Wang <yiweiw@nvidia.com>\n> Signed-off-by: Yi-Wei Wang <yiweiw@nvidia.com>\n> Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com>\n> ---\n>  drivers/pwm/pwm-tegra.c | 29 ++++++++++++++++++-----------\n>  1 file changed, 18 insertions(+), 11 deletions(-)\n\nReviewed-by: Thierry Reding <treding@nvidia.com>","headers":{"Return-Path":"\n <linux-tegra+bounces-13274-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=YPJqBx+q;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13274-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"YPJqBx+q\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fhJks4qWlz1y1G\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 20:44:05 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 9359B304870D\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 26 Mar 2026 09:42:24 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 438E5372698;\n\tThu, 26 Mar 2026 09:42:24 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 00D303537E9;\n\tThu, 26 Mar 2026 09:42:23 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 06D4DC19423;\n\tThu, 26 Mar 2026 09:42:21 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774518144; cv=none;\n b=NuL69U/+fRePXxL2YojWOWBQmHm18PtnyWiLmayvDy4XCaMQJ4PfjTsVnXDeMaE7qMEpCl9/fqU36JPBzZ68K2B1JlRKoDWzZZwR9mkgwZ6PJ8Ji1bY7MkznfTCT7lyFCSI/wP2rSNDq6b17hUSM+nTaZxhmMMGXTDQhAupebow=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774518144; c=relaxed/simple;\n\tbh=v8fJcxXD7A4CYcyfb6M+TlCJrYfDFInBVKdu3RRKLDk=;\n\th=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:\n\t Content-Type:Content-Disposition:In-Reply-To;\n b=JMSV8Fc4h/2fxrVlksjAML+3iyloNwearPp91lVDK4A64Vvmvu3BmPLWRswzHWXaFD8ZGkY7hbWx6Q4ynvVLM6FuGfGxd2jcbnsCDrChZhXQJRhNgnkE1IYCC1JriWzWihCeLSMKiRYwvA3+nG+LglCRuqF1KDG8KTtdqigb0qo=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=YPJqBx+q; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1774518143;\n\tbh=v8fJcxXD7A4CYcyfb6M+TlCJrYfDFInBVKdu3RRKLDk=;\n\th=Date:From:To:Cc:Subject:References:In-Reply-To:From;\n\tb=YPJqBx+qMpgFBM2oZm65Fqw7xX/suStQZbF0rG+qX8p57NRa8AHfBxorqYIaX10x4\n\t Rt48oKaQvNvLJ7ODPTGgmNoo+cQb+eexg3J2BC9FDSctylDa8yUNFchxUMnajjZTEW\n\t VmK1YPpeUQw2KbLWXXUOS1B89VkgQsESFkBIpmn8QucKU3fQwAOspVD17JFTg5lKfH\n\t RX5WmSil72/Qph9xjC0qbh4eBxDZa2d/hVyAsdx1qlf13VnldV6RhxLV24ZWVN3mx2\n\t uGdVwkBJx3C5LNLTYbGKRfxxQpCDwj/5wW4HJeww3VYJSVp2AtOWxP3D3iNaBN+L33\n\t Ln8kZ1mDWunyw==","Date":"Thu, 26 Mar 2026 10:42:20 +0100","From":"Thierry Reding <thierry.reding@kernel.org>","To":"Mikko Perttunen <mperttunen@nvidia.com>","Cc":"Thierry Reding <thierry.reding@gmail.com>,  Uwe =?utf-8?q?Kleine-K=C3=B6?=\n\t=?utf-8?q?nig?= <ukleinek@kernel.org>,\n Jonathan Hunter <jonathanh@nvidia.com>,  Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>,\n  Conor Dooley <conor+dt@kernel.org>, linux-pwm@vger.kernel.org,\n linux-tegra@vger.kernel.org,  linux-kernel@vger.kernel.org,\n devicetree@vger.kernel.org, Yi-Wei Wang <yiweiw@nvidia.com>","Subject":"Re: [PATCH v2 5/7] pwm: tegra: Parametrize duty and scale field\n widths","Message-ID":"<acT_dZoWB7ZMilE0@orome>","References":"<20260325-t264-pwm-v2-0-998d885984b3@nvidia.com>\n <20260325-t264-pwm-v2-5-998d885984b3@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"<linux-tegra.vger.kernel.org>","List-Subscribe":"<mailto:linux-tegra+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-tegra+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"multipart/signed; micalg=pgp-sha512;\n\tprotocol=\"application/pgp-signature\"; boundary=\"zsoq6cv7jqhpbm3x\"","Content-Disposition":"inline","In-Reply-To":"<20260325-t264-pwm-v2-5-998d885984b3@nvidia.com>"}}]