[{"id":3246043,"web_url":"http://patchwork.ozlabs.org/comment/3246043/","msgid":"","list_archive_url":null,"date":"2024-01-12T14:31:10","subject":"RE: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","submitter":{"id":79631,"url":"http://patchwork.ozlabs.org/api/people/79631/","name":"Biju Das","email":"biju.das.jz@bp.renesas.com"},"content":"Hi Prabhakar,\n\n> -----Original Message-----\n> From: Prabhakar \n> Sent: Friday, January 12, 2024 2:26 PM\n> Subject: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n> port pins P19 to P28\n> \n> From: Lad Prabhakar \n> \n> Add the missing port pins P19 to P28 for RZ/Five SoC. These additional\n> pins provide expanded capabilities and are exclusive to the RZ/Five SoC.\n> \n> Couple of port pins have different configuration and are not identical for\n> the complete port so introduce struct rzg2l_variable_pin_cfg to handle\n> such cases and introduce the PIN_CFG_VARIABLE macro. The actual pin config\n> is then assigned in rzg2l_pinctrl_get_variable_pin_cfg().\n> \n> Add an additional check in rzg2l_gpio_get_gpioint() to only allow GPIO\n> pins which support interrupt facility.\n> \n> While at define RZG2L_GPIO_PORT_PACK() using\n> RZG2L_GPIO_PORT_SPARSE_PACK().\n> \n> Signed-off-by: Lad Prabhakar \n> ---\n> drivers/pinctrl/renesas/pinctrl-rzg2l.c | 213 +++++++++++++++++++++++-\n> 1 file changed, 204 insertions(+), 9 deletions(-)\n> \n> diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c\n> b/drivers/pinctrl/renesas/pinctrl-rzg2l.c\n> index 8b8644d2c355..04bb21d564d4 100644\n> --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c\n> +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c\n> @@ -57,6 +57,8 @@\n> #define PIN_CFG_IOLH_C\t\t\tBIT(13)\n> #define PIN_CFG_SOFT_PS\t\t\tBIT(14)\n> #define PIN_CFG_OEN\t\t\tBIT(15)\n> +#define PIN_CFG_VARIABLE\t\tBIT(16)\n> +#define PIN_CFG_NOGPIO_INT\t\tBIT(17)\n> \n> #define RZG2L_MPXED_COMMON_PIN_FUNCS(group) \\\n> \t\t\t\t\t(PIN_CFG_IOLH_##group | \\\n> @@ -76,17 +78,23 @@\n> \t\t\t\t\t PIN_CFG_FILNUM | \\\n> \t\t\t\t\t PIN_CFG_FILCLKSEL)\n> \n> -/*\n> - * n indicates number of pins in the port, a is the register index\n> - * and f is pin configuration capabilities supported.\n> - */\n> #define PIN_CFG_PIN_MAP_MASK\t\tGENMASK(35, 28)\n> #define PIN_CFG_PIN_REG_MASK\t\tGENMASK(27, 20)\n> #define PIN_CFG_MASK\t\t\tGENMASK(19, 0)\n> \n> -#define RZG2L_GPIO_PORT_PACK(n, a, f)\t((((1ULL << (n)) - 1) << 28) | \\\n> -\t\t\t\t\t FIELD_PREP_CONST(PIN_CFG_PIN_REG_MASK, (a))\n> | \\\n> -\t\t\t\t\t FIELD_PREP_CONST(PIN_CFG_MASK, (f)))\n> +/*\n> + * m indicates the bitmap of supported pins, a is the register index\n> + * and f is pin configuration capabilities supported.\n> + */\n> +#define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f)\n> \t(FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n> +\n> FIELD_PREP_CONST(PIN_CFG_PIN_REG_MASK, (a)) | \\\n> +\t\t\t\t\t\t FIELD_PREP_CONST(PIN_CFG_MASK, (f)))\n> +\n> +/*\n> + * n indicates number of pins in the port, a is the register index\n> + * and f is pin configuration capabilities supported.\n> + */\n> +#define RZG2L_GPIO_PORT_PACK(n, a, f)\n> \tRZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n> \n> /*\n> * BIT(63) indicates dedicated pin, p is the register index while @@ -\n> 200,6 +208,18 @@ struct rzg2l_dedicated_configs {\n> \tu64 config;\n> };\n> \n> +/**\n> + * struct rzg2l_variable_pin_cfg - pin data cfg\n> + * @cfg: port pin configuration\n> + * @port: port number\n> + * @pin: port pin\n> + */\n> +struct rzg2l_variable_pin_cfg {\n> +\tu32 cfg:20;\n> +\tu8 port:5;\n\n u32 ??\n> +\tu8 pin:5;\n\n u32 ??\n\nCheers,\nBiju","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.a=rsa-sha256 header.s=selector1 header.b=u8fa3VLg;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=147.75.80.249; helo=am.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2170-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.b=\"u8fa3VLg\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=bp.renesas.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=bp.renesas.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=bp.renesas.com;"],"Received":["from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4TBP9d00xXz1yQ1\n\tfor ; Sat, 13 Jan 2024 01:31:32 +1100 (AEDT)","from smtp.subspace.kernel.org (wormhole.subspace.kernel.org\n [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby am.mirrors.kernel.org (Postfix) with ESMTPS id 8D3FB1F21885\n\tfor ; Fri, 12 Jan 2024 14:31:30 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 478AC6E2A0;\n\tFri, 12 Jan 2024 14:31:18 +0000 (UTC)","from JPN01-OS0-obe.outbound.protection.outlook.com\n (mail-os0jpn01on2108.outbound.protection.outlook.com [40.107.113.108])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 6E74E29D0A;\n\tFri, 12 Jan 2024 14:31:14 +0000 (UTC)","from TYCPR01MB11269.jpnprd01.prod.outlook.com\n (2603:1096:400:3c0::10) by TYCPR01MB11333.jpnprd01.prod.outlook.com\n (2603:1096:400:3c0::8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7202.14; Fri, 12 Jan\n 2024 14:31:11 +0000","from TYCPR01MB11269.jpnprd01.prod.outlook.com\n ([fe80::8d12:a02a:9fdc:9c78]) by TYCPR01MB11269.jpnprd01.prod.outlook.com\n ([fe80::8d12:a02a:9fdc:9c78%5]) with mapi id 15.20.7202.014; Fri, 12 Jan 2024\n 14:31:11 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=S4DQdDhH0uYyLwpIKC6Rxp0UwVzeOJEOXuyGXwFZnsyJ5vjl6Hb+JzZY5PvkUxgF7Qu7UfzvJ1+Czl8oGIFyNW40EQtZgyllZXphjJ1vSps4+W4YG0GMCNUfxbMPeolLULJWcHgUaL0DpGTvXRVEfPruthlP3WfkFNM9hgCDO47p7rV2QIQ9Qq0TphxIrVHD76MKwPm8SVZbnTss2RemwV1ZGWin7WpHoY3sm0PfQFPhfMQepVIqJyF3bZRtDb/1H1gjrGWonwJC4esRWR9Idr1gAc9AJPvKeyYfq8BcZ2nnLc2FY0HM/t0sXjL6L9UdS7SGifNFDtrnMN23vgzFnw==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=xc+tgQ2fvqOrk9RTZNlFTMGg4bxfxcwmUmE0SU11V18=;\n b=oBxKM9JUbEc71slOAm+VmSNDoR0YNLBV0soyZnBVt2FjA9DQRB9qVbxOVCxlpMcCZLa8ZG/ZHPPD5ielgN692SdcTVDgrym7lUKeW+9EkwBL+D7ezgz+iTr+c9P71hXjkYsTJAWMpgc/9yCDLUjFrC1cLfkyBHVcPGNNXtWH4/fen+XThCaY3aRDMQvAml3Ut2nC9uhBq91W3MZIw6kFhzz2n6uB+fgtO9MknAR/I+zAmP8GN+rLbNdh92Mdm2/tzOEIg9AoPosPQTTE6CpuPOqPmqKxK3iuFSI8mLew04pLKuHoYP7bn4gihMKLEZdgdmAMq6DNbXMVIx/YvXrcOA==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=bp.renesas.com; dmarc=pass action=none\n header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=xc+tgQ2fvqOrk9RTZNlFTMGg4bxfxcwmUmE0SU11V18=;\n b=u8fa3VLgXmZP8ySQqihENjUW5817vdpsmWRjBk5YUHHHBqv8Ge53Ha6o/JuVb4c1ABnPJvYJVT7oN048FVSUwpKwKd5X/vF3AKBD/B0e8nxPMpro68q0mNXA3joRIGgXMOf0hUdxNE3jGcXRFdPzrGSMJQdE40gUEc/qgaYXiTc=","From":"Biju Das ","To":"Prabhakar , Geert Uytterhoeven\n\t, Magnus Damm , Linus Walleij\n\t","CC":"Rob Herring , Krzysztof Kozlowski\n\t, Conor Dooley ,\n\t\"linux-renesas-soc@vger.kernel.org\" ,\n\t\"devicetree@vger.kernel.org\" ,\n\t\"linux-riscv@lists.infradead.org\" ,\n\t\"linux-kernel@vger.kernel.org\" ,\n\t\"linux-gpio@vger.kernel.org\" , Claudiu Beznea\n\t, Prabhakar Mahadev Lad\n\t","Subject":"RE: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","Thread-Topic":"[PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","Thread-Index":"AQHaRWNYeOFbn4ZS1k+YsSHgigQSfrDWPJeQ","Date":"Fri, 12 Jan 2024 14:31:10 +0000","Message-ID":"\n ","References":"<20240112142621.13525-1-prabhakar.mahadev-lad.rj@bp.renesas.com>\n <20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>","In-Reply-To":"<20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>","Accept-Language":"en-GB, en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.a=rsa-sha256 header.s=selector1 header.b=u8fa3VLg;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=147.75.80.249; helo=am.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2170-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.b=\"u8fa3VLg\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=bp.renesas.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=bp.renesas.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=bp.renesas.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"TYCPR01MB11269:EE_|TYCPR01MB11333:EE_","x-ms-office365-filtering-correlation-id":"1f5765be-f5bc-49bf-8898-08dc137b1f80","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"BCL:0;","x-microsoft-antispam-message-info":"\n CKpviayrrMUGC7c014o+mFdZ+usU1KLcULHM94tciZXjdipGc3ftGbruLSMz4sWNzlVNclf0BIji/AHbC/DN/g/r+kqkwqMovU6rQjVW+WV49Bvx9Tt/bU26xoCMntwECcY+XnPF6BYw2I22dsUQvKMKObf69j3cJIyWfaWQMt5wToeneaPFoyLXC1gB+mmqrivWmq09bIbr8g5xHizpdXLNZim2+tc6sbpH0Z6gnLw1ZmabwMUIf1jZmOaINrQ0PMmAIR/KqUw8+mzIouCCRxDEfrhktZW6slT8KBHrDPScIW/ZLO3Yw524X1VTvILH3WJ2Q057DGnjbEwTpcTk9AswIo38Odsnl/lfj2xw7fZfxkCHP2Fzskq6IKoFlKppuEFWH5NNbZXUXAEYbblUHdWzZ0m7eHRmwvIiImZyG/+NwOM0dT0AwHiTxNwEpAB4sLybHx6xMRJm5ZWIgTEKrh0msF38pmHZw2YX1jusl2yRCKjgZM5cLUniiveXWqgjuunR+zXo/kipCFh5bfi1PY+RnREEw0ClwIOHK57uMQMB1XnRHrgtsvZTimrz6JdtM1as/6PztrFr/HyZUrZnjZbjM3eFWZWOXMv93Ccr8Pu1Rwl7kzmPHUZGQqGaAeEa","x-forefront-antispam-report":"\n CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:TYCPR01MB11269.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(136003)(366004)(346002)(39860400002)(376002)(396003)(230922051799003)(64100799003)(186009)(1800799012)(451199024)(71200400001)(53546011)(9686003)(7696005)(6506007)(478600001)(41300700001)(55016003)(54906003)(66946007)(66556008)(66446008)(64756008)(110136005)(86362001)(66476007)(316002)(76116006)(33656002)(26005)(83380400001)(122000001)(107886003)(38100700002)(7416002)(2906002)(52536014)(5660300002)(4326008)(8676002)(8936002)(38070700009);DIR:OUT;SFP:1102;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"\n Ca2NAhlpkA1bJCCRX98L2Z5CynkLYvLhyk3oapZs6v7anxQAYWV+8sA47hihNrBbCQW89pDz/tZtR8S/z9ttArIhm/rkbeO04ABzo8XD7STRgTfE5FfvN7Y4AnRDrKXkCfQiZBh5XBh7ITgrcW6vJsc6NTgYuJVvL0SMRKc0QvmF6JhVyDmk/defASdZJNxISscdlneTT1v4nBHjlQ+lEuH0DpIMeeUM0hHDSBSYMHu1BecOs1CLR+mG8Y0n9fTV/QVdXSNKoDDV+9c0zR03gHPhP6Q+ZmSEtVXYnSvokoB2tkrQLnF662n/JoSNwm334bKEB40BQozO912CPb6mnmS4e0yR0gnCs5v1v4upBSBmil9Qr4BUl5998k5YTXeEDrpudRU2/V6aa7SFq66Ho/qZQ67JlpUnrA/jVXkau5WM3be3/Ik8D7em0u2G8iwEYqa6aong/I+EvALLGRMHoQ8oYGSb1G/6X8rdHtFTsnLJg0fh3gjdjNGhYQCjPWEVVBycul1uETnDvKwRgzwrchmAuBw9pPn4C9MfuAqZn46mtW8U1r8b/mLJ6K5S9LmMw7PHHykHMcGP/1cIOiQ98Wsvt/LPliAfef+0/Tsbrzy8uXzGB1TcCtsrcxGCns8oPX6oNRWVF6p0LKRt5ZgPAvjgBKyQm9ZvCP+UIHPtilRNPexJgSU0c+q85/gEhXOi8qblGBm9pabtfcXIa77n55qsZB9yzOJyXPnn4sKZ/x7newr1i+NNnehuG5YpGkl+zd+k6P1qu2qKUa0cwgvA1caX27DlyVCmMZxZj0p4r9pxdjCYU9oQbgU2JU5uS0axSdrLsDLhp/idmdw849g5H9vUXSlGU1una5aS2o8gLod+ndCnSEU1VIh8XjQmM8FQL2npaLE3Jl6kS078VLR0/de1iB/lni6XzLA9LJKzgz/QB+lhALpvSx4L0qugBwuOn/kfceQswGQRplEK1cLUahNc4vw3isXFEhyUMdy7PB2XO6SUc/xg3LXSLvSCYTyHEF+ZlnDM1sD+dBgbFBN54qbEZp3t8qqSWNQmKbGw9yxWI6ezlBtfGfAcoi2rnmG+APKJMpdiMrcKFECO2IC5LbETeyNbnik70vE+Ut+WldOCTg7hQgx6DEW1K8Pdv5jmaD8dT0Kgv/GPSScDfPMRrGmI6B+9e5jpYyDbZG5pBiin3ou0XJQAlVy4z7nYactonuaVu7Urg2ZR338sGbIjun/mRemS7BaR7oboOVMRUBgNbY3tlISfjNh2U3wD8Rg5zqrAwEmHk05/t69jsOsCNkD8s8FykziPG7u+E4ZOgouaqYj5eSZVbbthKrOHIJMcQSdhr13sOZU4v1NQkDairPvg9JeM1LnruwoZrO1uFwwyJ0f2H0Epunm7rHx/GuOKlhxUCtYiACvKfaVqmogXuVkyz569hqYk6B61d74S/WVNUPVoK0ld55IlzvLFnbzhglQTpECLwifja9P4scvq+pd+OckZfBTd8vEWk6jlszwINIgLUqAhfEdS7iDH+AI+Qly94O72s4noW8iME7jQ2TOCMV4JqEoydQRh/RzwmlLhNVCj/ImJAjexb8MqeUIWnKrT21IzchoQhLhIyAYbEg==","Content-Type":"text/plain; charset=\"us-ascii\"","Content-Transfer-Encoding":"quoted-printable","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-OriginatorOrg":"bp.renesas.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"TYCPR01MB11269.jpnprd01.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 1f5765be-f5bc-49bf-8898-08dc137b1f80","X-MS-Exchange-CrossTenant-originalarrivaltime":"12 Jan 2024 14:31:10.9735\n (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"53d82571-da19-47e4-9cb4-625a166a4a2a","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n VxZDUjeS8yWaCRtxXyZFgJxsfLo0ar3UChj4lrAX7LLZSsf8wDvMB1oNRkl6RP//+uvUO1pUyfoWqa3ToLxsugzBsAYOHOWZOn/qEtdvPXA=","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"TYCPR01MB11333"}},{"id":3246182,"web_url":"http://patchwork.ozlabs.org/comment/3246182/","msgid":"","list_archive_url":null,"date":"2024-01-12T17:05:48","subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","submitter":{"id":9539,"url":"http://patchwork.ozlabs.org/api/people/9539/","name":"Lad, Prabhakar","email":"prabhakar.csengg@gmail.com"},"content":"Hi Biju,\n\nThank you for the review.\n\nOn Fri, Jan 12, 2024 at 2:31 PM Biju Das wrote:\n>\n>\n> Hi Prabhakar,\n>\n> > -----Original Message-----\n> > From: Prabhakar \n> > Sent: Friday, January 12, 2024 2:26 PM\n> > Subject: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n> > port pins P19 to P28\n> >\n\n> >\n> > +/**\n> > + * struct rzg2l_variable_pin_cfg - pin data cfg\n> > + * @cfg: port pin configuration\n> > + * @port: port number\n> > + * @pin: port pin\n> > + */\n> > +struct rzg2l_variable_pin_cfg {\n> > + u32 cfg:20;\n> > + u8 port:5;\n>\n> u32 ??\nThis is done based on the feedback provided previously by Geert [0].\n\n> > + u8 pin:5;\n>\n> u32 ??\n>\nditto.\n\n[0] https://patchwork.kernel.org/project/linux-renesas-soc/patch/20231201131551.201503-3-prabhakar.mahadev-lad.rj@bp.renesas.com/#25625118\n\nCheers,\nPrabhakar","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20230601 header.b=kKkRoJNr;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:45e3:2400::1; helo=sv.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2179-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"kKkRoJNr\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from sv.mirrors.kernel.org (sv.mirrors.kernel.org\n [IPv6:2604:1380:45e3:2400::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4TBScK2400z1yPf\n\tfor ; Sat, 13 Jan 2024 04:06:25 +1100 (AEDT)","from smtp.subspace.kernel.org (wormhole.subspace.kernel.org\n [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby sv.mirrors.kernel.org (Postfix) with ESMTPS id 44A7B2833DA\n\tfor ; Fri, 12 Jan 2024 17:06:23 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 14D5A1B5A7;\n\tFri, 12 Jan 2024 17:06:18 +0000 (UTC)","from mail-oa1-f53.google.com (mail-oa1-f53.google.com\n [209.85.160.53])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 8A1E717C78;\n\tFri, 12 Jan 2024 17:06:16 +0000 (UTC)","by mail-oa1-f53.google.com with SMTP id\n 586e51a60fabf-20503dc09adso4122939fac.2;\n Fri, 12 Jan 2024 09:06:16 -0800 (PST)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20230601; t=1705079175; x=1705683975;\n darn=vger.kernel.org;\n h=content-transfer-encoding:cc:to:subject:message-id:date:from\n :in-reply-to:references:mime-version:from:to:cc:subject:date\n :message-id:reply-to;\n bh=vxDmPbTUZ80+lOlOzGwr67WCJ4FJvPU58qXtdfRO14Y=;\n b=kKkRoJNryBvbESNylrTjr9EYEcGkzSFvFwMduSgYT8/ESpx3kn63h+SlN16hQnecse\n 4a8YKxUguGWa+zKXK7RILw7p/+anwtaJMOxxF+I39ogqX9Cf4TC7HJiCUNmCkB1WuX9B\n 4NdJYpi3sgzClQi/3nQIAq9PTv8OF3YBOGOWvsJEmJ2yg107pAkPJQfh1wroRmr0dXRH\n JmxJqSu7g8llUMs6B8immYJZHUDopr1Ydvh5l2xYsUulfwIKxVKt+rWRFnx5ZtGs8haO\n svDKlmDiN0xITtz1RBH4FjERsObz6/+3U3lRdfK3JJVJVr6MzMFdAV7HzLkIYrRhTpgj\n 4mfA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1705079175; x=1705683975;\n h=content-transfer-encoding:cc:to:subject:message-id:date:from\n :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc\n :subject:date:message-id:reply-to;\n bh=vxDmPbTUZ80+lOlOzGwr67WCJ4FJvPU58qXtdfRO14Y=;\n b=nP8Wms2qhMbMpTrT3jwCTPZGiOSD55oBo8hwl3CHWeLZmoQoFcbToR8iXRPFQJKigx\n fbcSTLXTatsDYHJtYaqJX90TI2MdSSrJdtBZqzlN1rAUYX9f/24fktqu8CAqw7ciQmoA\n kVIBBRiy1+J76xUOVam6AX9MaS/FKqRdBe7u6svFL680FprDrg4mHUV/AOgTBUvMJ5RL\n Ykt9wc0hOEsmfR0H+tFYP1pYlKFTtxE3rne8iBrJl2cm3LleT7JESPWksIuAVDWNQSsh\n C2XGp1w7t/rtJvOwXQrTdQWnMPkjDT6EUzb+9QOYddX2tYhpXmmE+AcVSc56n9UrpuFj\n 00sA==","X-Gm-Message-State":"AOJu0YyhP26p9SwCbDIUi5pBUSS8KAJ920X4o1jdx7XoBsicBvlJtOfj\n\tdr5n2iu7Gjz9Gse9nf0KG0d8v7kFSifQDXM7ggo=","X-Google-Smtp-Source":"\n AGHT+IHJs7Sb6cRG8FtEN2BTrbb3u51J7kM7B9co7sQh7KIPYGKioMWBlt7G2jC3jaUY9GU6LXslcm+q7S40rx3lBCA=","X-Received":"by 2002:a05:6871:413:b0:203:743e:ba22 with SMTP id\n d19-20020a056871041300b00203743eba22mr1879464oag.89.1705079175449; Fri, 12\n Jan 2024 09:06:15 -0800 (PST)","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","References":"<20240112142621.13525-1-prabhakar.mahadev-lad.rj@bp.renesas.com>\n <20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>\n ","In-Reply-To":"\n ","From":"\"Lad, Prabhakar\" ","Date":"Fri, 12 Jan 2024 17:05:48 +0000","Message-ID":"\n ","Subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","To":"Biju Das ","Cc":"Geert Uytterhoeven ,\n Magnus Damm ,\n\tLinus Walleij , Rob Herring ,\n\tKrzysztof Kozlowski ,\n Conor Dooley ,\n\t\"linux-renesas-soc@vger.kernel.org\" ,\n\t\"devicetree@vger.kernel.org\" ,\n\t\"linux-riscv@lists.infradead.org\" ,\n\t\"linux-kernel@vger.kernel.org\" ,\n\t\"linux-gpio@vger.kernel.org\" ,\n\tClaudiu Beznea ,\n\tPrabhakar Mahadev Lad ","Content-Type":"text/plain; charset=\"UTF-8\"","Content-Transfer-Encoding":"quoted-printable"}},{"id":3246190,"web_url":"http://patchwork.ozlabs.org/comment/3246190/","msgid":"","list_archive_url":null,"date":"2024-01-12T17:10:40","subject":"RE: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","submitter":{"id":79631,"url":"http://patchwork.ozlabs.org/api/people/79631/","name":"Biju Das","email":"biju.das.jz@bp.renesas.com"},"content":"> -----Original Message-----\n> From: Lad, Prabhakar \n> Sent: Friday, January 12, 2024 5:06 PM\n> Subject: Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the\n> missing port pins P19 to P28\n> \n> Hi Biju,\n> \n> Thank you for the review.\n> \n> On Fri, Jan 12, 2024 at 2:31 PM Biju Das \n> wrote:\n> >\n> >\n> > Hi Prabhakar,\n> >\n> > > -----Original Message-----\n> > > From: Prabhakar \n> > > Sent: Friday, January 12, 2024 2:26 PM\n> > > Subject: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the\n> > > missing port pins P19 to P28\n> > >\n> \n> > >\n> > > +/**\n> > > + * struct rzg2l_variable_pin_cfg - pin data cfg\n> > > + * @cfg: port pin configuration\n> > > + * @port: port number\n> > > + * @pin: port pin\n> > > + */\n> > > +struct rzg2l_variable_pin_cfg {\n> > > + u32 cfg:20;\n> > > + u8 port:5;\n> >\n> > u32 ??\n> This is done based on the feedback provided previously by Geert [0].\n> \n> > > + u8 pin:5;\n> >\n> > u32 ??\n> >\n> ditto.\n> \n\nAs per[0] suggestion is,\n\nAs cfg only contains the lower bits (PIN_CFG_*), I think you can fit\neverything in a u32:\n\n u32 cfg: 20;\n u32 port: 5;\n u32 pin: 3;\n\nCheers,\nBiju","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.a=rsa-sha256 header.s=selector1 header.b=oQkzuTeJ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:40f1:3f00::1; helo=sy.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2180-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.b=\"oQkzuTeJ\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=bp.renesas.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=bp.renesas.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=bp.renesas.com;"],"Received":["from sy.mirrors.kernel.org (sy.mirrors.kernel.org\n [IPv6:2604:1380:40f1:3f00::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4TBSjr1S71z1yPy\n\tfor ; Sat, 13 Jan 2024 04:11:12 +1100 (AEDT)","from smtp.subspace.kernel.org (wormhole.subspace.kernel.org\n [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby sy.mirrors.kernel.org (Postfix) with ESMTPS id 55FE3B240B2\n\tfor ; Fri, 12 Jan 2024 17:11:11 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 37F131AAB5;\n\tFri, 12 Jan 2024 17:10:47 +0000 (UTC)","from JPN01-OS0-obe.outbound.protection.outlook.com\n (mail-os0jpn01on2134.outbound.protection.outlook.com [40.107.113.134])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id B0BB8175A8;\n\tFri, 12 Jan 2024 17:10:43 +0000 (UTC)","from TYCPR01MB11269.jpnprd01.prod.outlook.com\n (2603:1096:400:3c0::10) by TYYPR01MB8183.jpnprd01.prod.outlook.com\n (2603:1096:400:fe::14) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7202.14; Fri, 12 Jan\n 2024 17:10:40 +0000","from TYCPR01MB11269.jpnprd01.prod.outlook.com\n ([fe80::8d12:a02a:9fdc:9c78]) by TYCPR01MB11269.jpnprd01.prod.outlook.com\n ([fe80::8d12:a02a:9fdc:9c78%5]) with mapi id 15.20.7202.014; Fri, 12 Jan 2024\n 17:10:40 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=joSRcwBfQsAVmzSAZUXdxHR/wsvhxlRbONnRR+MQdCZD3M4ILOHj5gKHjep0BrsekCafm2+AmyZaePX8qWgB1dmlEtAtyk49Tr9/47kwweFG0FNFgC3jnb+Op5fbdvnd9arHdu2A0TKu7R1tNTqqPNLUlqAEz7eXtnIDo8vB8bDnzFkz7+SxZpLqEeJf1d4QWfseI5wpTEF1cpo95bnSqmD+vP8MKS616NvzoXMWnNggOmKklSC7KH5PLZXdpwpX/wq0flm4JpR6KRkyIoMw8v9q3hP6uLLfSEiOp8IvY4Mt5N4qGoeE9R8Ddl+bbcyv+teG/SHNz3aqmXoBy/tPsg==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=3IKbzjPtcoGnfI73zeMzXhasYoPWT1X0mK79ai/gfYw=;\n b=Aja4rajCDYxfZHMYUG635OVYdXSHsi1BZRpQ3PvP0ZXKrvzat1GHByFmmOgywtyAXu5EU03iRud07jLzBWXLKsuu92gApM7UNequMyaYmBq01/LjwG4UYFOiyFBKTdr6WF9N6JbKjfdn9C799ZW3j/Ib+iu6iGbaUuc1r9ykbsKkK5LVspDUngeJZGN7CZ76hKUjMWAkIhMBRK/Ca1cYMhKuWGAUofBf7rJAypbVFpLcHSjxdr6Qbktz1PBfDGkNTB9WfRjNfsN0Il70c8BhHPORQImwIbWHRad7/LuzLMbYeN0At+07uscMLLzuvKInOvmVzSXbdJ6fqbXMs+zxLw==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=bp.renesas.com; dmarc=pass action=none\n header.from=bp.renesas.com; dkim=pass header.d=bp.renesas.com; arc=none","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=bp.renesas.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=3IKbzjPtcoGnfI73zeMzXhasYoPWT1X0mK79ai/gfYw=;\n b=oQkzuTeJkLsME8f0Xb4ThkPtACQnz+8r5MjC+aTwmUy9WtW2J2onzhscbreWHIp6/0aj8AtGK7AhSUhtDcrp+7WydQNxkIzl9RFk37wHt5s6PR/fBiJIYy3PsvcRipMDpcSO8wjE8nnQB9MnY5BAFkJV18fB1FbbD/cp/blt4M0=","From":"Biju Das ","To":"\"Lad, Prabhakar\" ","CC":"Geert Uytterhoeven , Magnus Damm\n\t, Linus Walleij , Rob\n Herring , Krzysztof Kozlowski\n\t, Conor Dooley ,\n\t\"linux-renesas-soc@vger.kernel.org\" ,\n\t\"devicetree@vger.kernel.org\" ,\n\t\"linux-riscv@lists.infradead.org\" ,\n\t\"linux-kernel@vger.kernel.org\" ,\n\t\"linux-gpio@vger.kernel.org\" , Claudiu Beznea\n\t, Prabhakar Mahadev Lad\n\t","Subject":"RE: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","Thread-Topic":"[PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","Thread-Index":"AQHaRWNYeOFbn4ZS1k+YsSHgigQSfrDWPJeQgAArzwCAAAEmsA==","Date":"Fri, 12 Jan 2024 17:10:40 +0000","Message-ID":"\n ","References":"<20240112142621.13525-1-prabhakar.mahadev-lad.rj@bp.renesas.com>\n <20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>\n \n ","In-Reply-To":"\n ","Accept-Language":"en-GB, en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.a=rsa-sha256 header.s=selector1 header.b=oQkzuTeJ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:40f1:3f00::1; helo=sy.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2180-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=bp.renesas.com header.i=@bp.renesas.com\n header.b=\"oQkzuTeJ\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=bp.renesas.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=bp.renesas.com","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=bp.renesas.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"TYCPR01MB11269:EE_|TYYPR01MB8183:EE_","x-ms-office365-filtering-correlation-id":"87c00cef-0f67-46dc-a6cf-08dc13916777","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"BCL:0;","x-microsoft-antispam-message-info":"\n RP4IIwB4leWBa5JwKLINqY0W/3T1ftiap5grg4iGa1jLXSZd8oPaABV58U/n6fIJz/ZPwzqCIvM44+Tgg+Tn2gxAc2cSiH5MKHvyvVjtI6ixgR0p5XGeeWzup43Pgdt44by4EPGH5NHSuxi9SRzoHxkh+Qr0L/aKnrYqxidWrc7aPz85lkiHI13GBUzJjKOktGxzTUkemo5OeuM6N8Trq55otK0rgKsFYsnCI7Gt4m8x/CSYEmYLqdplF2HHr+46n/2tCfdLeKzW5mP9udT/tXXOucB7BvR7RszJekoSBNUkzRn8klE6HsoSP8hLfy7OjNu1TVZ+3CWepSvgX8aoeHSn2FDcVf/VzNqsEnpKH3CE4V2fH4LSHDQCHLZgi8PXJeR0fMX8OpLsnQjFk+NLwNt8tXRiRR9D5AIBuovEHPrJHT77NOuclI4EksFb5RMEPwH9st7OBGO2M5bL6hkbJLrlA4BP0Vpbqhx22yqSzslbf55vTst5lM4STi9oyqaZBpL+jixVVpV5KVunDSNqc5njfwR6pTGXhadaPzPUBKCyvDYrq63HaC8wUPOUfQNmhI25tpLEQ9z4Feu5+UgiCPM1ZoZ4dSI61C1lkkLpfGeF09IwNUldEv6GvqIyvsYD","x-forefront-antispam-report":"\n CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:TYCPR01MB11269.jpnprd01.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(346002)(396003)(366004)(376002)(136003)(39860400002)(230922051799003)(186009)(1800799012)(64100799003)(451199024)(4326008)(7416002)(5660300002)(2906002)(52536014)(8936002)(8676002)(66946007)(64756008)(54906003)(66556008)(66476007)(76116006)(6916009)(316002)(66446008)(41300700001)(122000001)(38100700002)(83380400001)(86362001)(33656002)(55016003)(71200400001)(478600001)(7696005)(9686003)(6506007)(53546011)(26005)(107886003)(38070700009);DIR:OUT;SFP:1102;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"=?utf-8?q?3BYVO+GHu96kLUMCKcBQPAUbDGdT?=\n\t=?utf-8?q?pidL6I+5OSRl7xB8eW3oxFlQ7nE6oiHNRBRHLe/ym1++PdzfRj/CZA5qL+5G9jEtk?=\n\t=?utf-8?q?4FaVYRdRA5mvNbjZWrFKYAh9QnMriL045Qw/ZxEYbPlneRaA5OjbNK9SLLAwx6seU?=\n\t=?utf-8?q?LmwkdcoD8IHz2ynQ8Cq+MC2a4fen568NMr0DRxc6zCdqkyL/OnFPuUnIyL4XpBSP9?=\n\t=?utf-8?q?yqajoUn2a4IAu9nhfP1tRVfDP+wx9TMS1/aSghxFw1YzUC0IpFCDfgZIH09Ur9xRX?=\n\t=?utf-8?q?kSPsZNLqMRHoKyU9rEnlwwDUS4ZQxZ76pzHmS1qW4c+xtHIoFeS81f4zgl6PnUvkT?=\n\t=?utf-8?q?Zi2NfoglkFe+Ir0NU6jzRwGUWBrTg3LTya2LM5UC0Mea7TJ8p4t4aI+E2QvqeHjKw?=\n\t=?utf-8?q?SbXqtSOzMtp9YdQThsg27Qi8EH+lEjNMXHkiSIYbCLMTghafD8zP4XpvvJjPr7ElN?=\n\t=?utf-8?q?I7QG7A0bqBTcStAvJC9DCHC+iWoci042J7FyI0K5eokJocJperh0tNJ52YsDaS/P1?=\n\t=?utf-8?q?FO4iNBaBnhK2/5ziuqx3BnrSLBbKgVy7zHOypV22xh9TmyeBc9j4Db2I7VE4giR4o?=\n\t=?utf-8?q?TmrRMLPuoOj7nhHvUm3PzszW+oJEZe+GuHSNe5viUJmqrTFsHz5D90S2THR/vUGBx?=\n\t=?utf-8?q?CzCksgmUT0tYbrHKE0j97AoNknkg6Bai8VZ6QzXrNdwE3K8asaQ3jywGEStZHIhrU?=\n\t=?utf-8?q?jiE3ydQCQPh+r5R+7sSfPleCnoLqQL/fj0i8FWlS8ycGFtad4bQ3TmNHVuyLzdJWB?=\n\t=?utf-8?q?rzFf45FAt4glN6eY23D2vWDRFXyIDGQXyCpHZlgkNG1gGlaDfr8+0ozuRw5W6e/Wu?=\n\t=?utf-8?q?bar9BR89Zh6aH96BOuXp3wSj3PmNbW40YA0HQhSbtL1lWVhUF6IJNj5UaaZSyDZiN?=\n\t=?utf-8?q?EU8ze0T0/FaN1vZgErXdWwKOHO0tJM5p7+XNWxO3DOKJ+s2lHT7Ya/rf6oOgwaIHg?=\n\t=?utf-8?q?PpiSUQ20RJIo/FDQjvwga27+MZSdqCsOBBsGlwhEj6LyQFDKRMWukI6WRbkkGJu2K?=\n\t=?utf-8?q?OiripJBocKH1emtATvb6WcVEG22/ACMlP/Cv7sPBIbQQ5J8mMcKiiYQT8nJgaZdGk?=\n\t=?utf-8?q?3tiSQSP1keq8MeiVeubgo+He/AJiEB5C5r/Il/674fEZm6CHNyIcagP186s1gKxqP?=\n\t=?utf-8?q?epDDvklE6CbVQnpLI0n9KPguUzMkukA/Zbz56G1alzk00E20z9Y+5nreprpzkSFhQ?=\n\t=?utf-8?q?OUgIbpkCVrhK/EYdFpuwJkaLBn3IBA+HPka5faaE9S4b1EX4WWOzG99lmZH3f0R+r?=\n\t=?utf-8?q?YG5enSSGzsqnpVAcaj2JoZsEYkK7DBU9Qcsx+A0zti/QJWKoGln9WbC/ssURTJOdB?=\n\t=?utf-8?q?kv6ZRfyoOuuunvaL60eDa8VcPNq4PjniL5K/hQzpGR7l3ypn1GFf2yB1f47Q9qgcG?=\n\t=?utf-8?q?nd1JGp6H/vOB4a8JgxGJYcg0hWnpjpmNUrnrSlZQwHY8OUv7FDRqGlgsyDQ+DomSr?=\n\t=?utf-8?q?aAnc3WprzYF9PbM4lvDWN72NRGjTp8hOzDU3C5B+JwcJJPdfMIMhhAz3lDIcGnIh0?=\n\t=?utf-8?q?N7xGG+F+PBNi1E6IHTyfEJ9fPZQNlFr44Q=3D=3D?=","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-OriginatorOrg":"bp.renesas.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"TYCPR01MB11269.jpnprd01.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 87c00cef-0f67-46dc-a6cf-08dc13916777","X-MS-Exchange-CrossTenant-originalarrivaltime":"12 Jan 2024 17:10:40.6658\n (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"53d82571-da19-47e4-9cb4-625a166a4a2a","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n YnvA3J9xbjYS53i8TPuW3BBqzkVzMXFQjQa1Yu8jnh8QO3pfPh1htyzAMoHVJ4HASXMFaR/FP9ucm+6GZb5lYO77/3P9Hn8y/vR6m94srSM=","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"TYYPR01MB8183"}},{"id":3246196,"web_url":"http://patchwork.ozlabs.org/comment/3246196/","msgid":"","list_archive_url":null,"date":"2024-01-12T17:14:46","subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","submitter":{"id":9539,"url":"http://patchwork.ozlabs.org/api/people/9539/","name":"Lad, Prabhakar","email":"prabhakar.csengg@gmail.com"},"content":"On Fri, Jan 12, 2024 at 5:10 PM Biju Das wrote:\n>\n>\n>\n> > -----Original Message-----\n> > From: Lad, Prabhakar \n> > Sent: Friday, January 12, 2024 5:06 PM\n> > Subject: Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the\n> > missing port pins P19 to P28\n> >\n> > Hi Biju,\n> >\n> > Thank you for the review.\n> >\n> > On Fri, Jan 12, 2024 at 2:31 PM Biju Das \n> > wrote:\n> > >\n> > >\n> > > Hi Prabhakar,\n> > >\n> > > > -----Original Message-----\n> > > > From: Prabhakar \n> > > > Sent: Friday, January 12, 2024 2:26 PM\n> > > > Subject: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the\n> > > > missing port pins P19 to P28\n> > > >\n> > \n> > > >\n> > > > +/**\n> > > > + * struct rzg2l_variable_pin_cfg - pin data cfg\n> > > > + * @cfg: port pin configuration\n> > > > + * @port: port number\n> > > > + * @pin: port pin\n> > > > + */\n> > > > +struct rzg2l_variable_pin_cfg {\n> > > > + u32 cfg:20;\n> > > > + u8 port:5;\n> > >\n> > > u32 ??\n> > This is done based on the feedback provided previously by Geert [0].\n> >\n> > > > + u8 pin:5;\n> > >\n> > > u32 ??\n> > >\n> > ditto.\n> >\n>\n> As per[0] suggestion is,\n>\n> As cfg only contains the lower bits (PIN_CFG_*), I think you can fit\n> everything in a u32:\n>\n> u32 cfg: 20;\n> u32 port: 5;\n> u32 pin: 3;\n>\nOuch my bad, i'll send a v5 with this change.\n\nCheers,\nPrabhakar","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20230601 header.b=BU0gdRsk;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:45d1:ec00::1; helo=ny.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2181-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"BU0gdRsk\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from ny.mirrors.kernel.org (ny.mirrors.kernel.org\n [IPv6:2604:1380:45d1:ec00::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4TBSpf1vfSz1yPy\n\tfor ; Sat, 13 Jan 2024 04:15:22 +1100 (AEDT)","from smtp.subspace.kernel.org (wormhole.subspace.kernel.org\n [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby ny.mirrors.kernel.org (Postfix) with ESMTPS id 34F2C1C21363\n\tfor ; Fri, 12 Jan 2024 17:15:20 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id BCD8A2260A;\n\tFri, 12 Jan 2024 17:15:15 +0000 (UTC)","from mail-ua1-f45.google.com (mail-ua1-f45.google.com\n [209.85.222.45])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 42CF717569;\n\tFri, 12 Jan 2024 17:15:13 +0000 (UTC)","by mail-ua1-f45.google.com with SMTP id\n a1e0cc1a2514c-7ce415b5492so1872301241.0;\n Fri, 12 Jan 2024 09:15:13 -0800 (PST)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20230601; t=1705079713; x=1705684513;\n darn=vger.kernel.org;\n h=content-transfer-encoding:cc:to:subject:message-id:date:from\n :in-reply-to:references:mime-version:from:to:cc:subject:date\n :message-id:reply-to;\n bh=rkseUqPo8OXQ3YOG2VTgeQHbmBTlfvlda5FttZ/w2HE=;\n b=BU0gdRske5sEcPRZiDZAZ9wfpmC01sS+A7WZGh+y7jBvkc7rk2YJPOt3Ofh8zrd0u+\n huw+KJrOZmJ41xaJQpjUf7jDQ8Jr2CGSrGagnbOSrnEO08CozNZmmkxN7NMGmfgE1lnu\n 8T96B8byIzkTadvH9I3HrXJ3XN0+V0KqaATNZ/dcpH1EgB/71h0JTaFV1AmqqwQ8L0iU\n 39LDIwE++44yjITXFag8YDlYJoa/GRJMvTFo8I2qFO9tZyaHZDizt/bXjBU1r1EfpURp\n g3WEuAt/R6QtQkblmzD1alNYe3La0JJ1fd5YfxQ3ZzL9x2WQU3BdVLgAxfu14rCRqo6P\n QRrg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1705079713; x=1705684513;\n h=content-transfer-encoding:cc:to:subject:message-id:date:from\n :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc\n :subject:date:message-id:reply-to;\n bh=rkseUqPo8OXQ3YOG2VTgeQHbmBTlfvlda5FttZ/w2HE=;\n b=kVvLxz9EIz0Z6Iu5cFLtPLGcBI7V236gy0mLls4qX+hNvG7nHlEkdKuyWznd3FuQDn\n ueBGZbA9+0t9MmuRTibt+mzElo7YHHGvoHueTHR5voCo23gva6jr1XSR2dP60kHpaHdI\n R0N4XcGhyTBHyNwSklJWxS4VG9QIzhGwE/ChMCG6J+DVpxVzVnShtbLbgSWkBDTa4E1R\n TrXL/DjBEkEjAxtYngvhr50SIreVxr+MKE8fEZyAUSV7PKA/L4D14Puj2dqLqOBJXv6U\n bHz4bNlmliN+SIMCEOJf2qzCKBqERLD3rA/2sDRNA5mSiqp5WQJHCVQWEji5wonDCmr5\n r0vA==","X-Gm-Message-State":"AOJu0YxJJJ3zmhLDY9s82ylTmd1vd9JKIzcll9CrzGWu0o9Q9gdOQQyN\n\tQr+FKBkyAH14Ep5lVYPIRqHNicwtl3sljRc3jus=","X-Google-Smtp-Source":"\n AGHT+IEtyS+zRiryoiEol1GpjC1w298O0gfObrmREKMAHHDiKjWPg5utyGaAszkNnTgUD0jUCqxwBLwFcY9rn2/AIc0=","X-Received":"by 2002:a05:6122:400f:b0:4b6:e339:31b3 with SMTP id\n ca15-20020a056122400f00b004b6e33931b3mr1348367vkb.27.1705079712913; Fri, 12\n Jan 2024 09:15:12 -0800 (PST)","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","References":"<20240112142621.13525-1-prabhakar.mahadev-lad.rj@bp.renesas.com>\n <20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>\n \n \n ","In-Reply-To":"\n ","From":"\"Lad, Prabhakar\" ","Date":"Fri, 12 Jan 2024 17:14:46 +0000","Message-ID":"\n ","Subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","To":"Biju Das ","Cc":"Geert Uytterhoeven ,\n Magnus Damm ,\n\tLinus Walleij , Rob Herring ,\n\tKrzysztof Kozlowski ,\n Conor Dooley ,\n\t\"linux-renesas-soc@vger.kernel.org\" ,\n\t\"devicetree@vger.kernel.org\" ,\n\t\"linux-riscv@lists.infradead.org\" ,\n\t\"linux-kernel@vger.kernel.org\" ,\n\t\"linux-gpio@vger.kernel.org\" ,\n\tClaudiu Beznea ,\n\tPrabhakar Mahadev Lad ","Content-Type":"text/plain; charset=\"UTF-8\"","Content-Transfer-Encoding":"quoted-printable"}},{"id":3246502,"web_url":"http://patchwork.ozlabs.org/comment/3246502/","msgid":"<202401132220.aTrR8ckA-lkp@intel.com>","list_archive_url":null,"date":"2024-01-13T14:59:06","subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","submitter":{"id":67315,"url":"http://patchwork.ozlabs.org/api/people/67315/","name":"kernel test robot","email":"lkp@intel.com"},"content":"Hi Prabhakar,\n\nkernel test robot noticed the following build errors:\n\n[auto build test ERROR on geert-renesas-drivers/renesas-pinctrl]\n[cannot apply to geert-renesas-devel/next linusw-pinctrl/devel linusw-pinctrl/for-next linus/master v6.7 next-20240112]\n[If your patch is applied to the wrong git tree, kindly drop us a note.\nAnd when submitting patch, we suggest to use '--base' as documented in\nhttps://git-scm.com/docs/git-format-patch#_base_tree_information]\n\nurl: https://github.com/intel-lab-lkp/linux/commits/Prabhakar/pinctrl-renesas-rzg2l-Improve-code-for-readability/20240112-222833\nbase: https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers.git renesas-pinctrl\npatch link: https://lore.kernel.org/r/20240112142621.13525-4-prabhakar.mahadev-lad.rj%40bp.renesas.com\npatch subject: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing port pins P19 to P28\nconfig: openrisc-allyesconfig (https://download.01.org/0day-ci/archive/20240113/202401132220.aTrR8ckA-lkp@intel.com/config)\ncompiler: or1k-linux-gcc (GCC) 13.2.0\nreproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240113/202401132220.aTrR8ckA-lkp@intel.com/reproduce)\n\nIf you fix the issue in a separate patch/commit (i.e. not just a new version of\nthe same patch/commit), kindly add following tags\n| Reported-by: kernel test robot \n| Closes: https://lore.kernel.org/oe-kbuild-all/202401132220.aTrR8ckA-lkp@intel.com/\n\nAll errors (new ones prefixed by >>):\n\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:730:31: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 730 | u8 pinmap = FIELD_GET(PIN_CFG_PIN_MAP_MASK, cfg);\n | ^~~~~~~~~~~~~~~~~~~~\n In file included from include/linux/bitfield.h:10:\n drivers/pinctrl/renesas/pinctrl-rzg2l.c: At top level:\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1537:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1537 | RZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1537:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1537 | RZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1537:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1537 | RZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1537:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1537 | RZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1537:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1537 | RZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1537:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1537 | RZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[0]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1537:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1537 | RZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1538:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1538 | RZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1538:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1538 | RZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1538:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1538 | RZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1538:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1538 | RZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1538:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1538 | RZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1538:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1538 | RZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[1]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1538:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1538 | RZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1539:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1539 | RZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1539:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1539 | RZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1539:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1539 | RZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1539:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1539 | RZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1539:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1539 | RZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1539:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1539 | RZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[2]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1539:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1539 | RZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1540:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1540 | RZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1540:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1540 | RZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1540:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1540 | RZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1540:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1540 | RZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1540:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1540 | RZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1540:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1540 | RZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[3]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1540:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1540 | RZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1541:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1541 | RZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1541:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1541 | RZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1541:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1541 | RZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1541:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1541 | RZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1541:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1541 | RZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1541:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1541 | RZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[4]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1541:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1541 | RZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1542:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1542 | RZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1542:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1542 | RZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1542:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1542 | RZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1542:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1542 | RZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1542:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1542 | RZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1542:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1542 | RZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[5]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1542:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1542 | RZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1543:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1543 | RZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1543:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1543 | RZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1543:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1543 | RZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1543:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1543 | RZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1543:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1543 | RZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1543:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1543 | RZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[6]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1543:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1543 | RZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1544:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1544 | RZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1544:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1544 | RZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1544:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1544 | RZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1544:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1544 | RZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1544:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1544 | RZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1544:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1544 | RZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[7]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1544:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1544 | RZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1545:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1545 | RZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1545:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1545 | RZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1545:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1545 | RZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1545:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1545 | RZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1545:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1545 | RZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1545:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1545 | RZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[8]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1545:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1545 | RZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1546:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1546 | RZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1546:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1546 | RZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1546:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1546 | RZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1546:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1546 | RZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1546:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1546 | RZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1546:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1546 | RZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[9]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1546:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1546 | RZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1547:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1547 | RZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1547:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1547 | RZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1547:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1547 | RZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1547:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1547 | RZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1547:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1547 | RZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1547:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1547 | RZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[10]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1547:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1547 | RZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1548:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1548 | RZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1548:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1548 | RZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1548:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1548 | RZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1548:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1548 | RZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1548:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1548 | RZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1548:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1548 | RZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[11]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1548:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1548 | RZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1549:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1549 | RZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1549:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1549 | RZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1549:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1549 | RZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1549:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1549 | RZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1549:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1549 | RZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1549:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1549 | RZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[12]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1549:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1549 | RZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1550:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1550 | RZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1550:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1550 | RZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1550:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1550 | RZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1550:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1550 | RZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1550:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1550 | RZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1550:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1550 | RZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[13]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1550:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1550 | RZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1551:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1551 | RZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1551:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1551 | RZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1551:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1551 | RZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1551:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1551 | RZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1551:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1551 | RZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1551:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1551 | RZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[14]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1551:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1551 | RZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1552:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1552 | RZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1552:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1552 | RZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1552:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1552 | RZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1552:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1552 | RZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1552:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1552 | RZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1552:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1552 | RZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[15]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1552:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1552 | RZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1553:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1553 | RZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1553:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1553 | RZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1553:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1553 | RZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1553:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1553 | RZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1553:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1553 | RZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1553:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1553 | RZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[16]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1553:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1553 | RZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1554:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1554 | RZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1554:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1554 | RZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1554:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1554 | RZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1554:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1554 | RZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1554:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1554 | RZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1554:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1554 | RZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[17]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1554:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1554 | RZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1555:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1555 | RZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1555:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1555 | RZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1555:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1555 | RZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1555:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1555 | RZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1555:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1555 | RZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1555:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1555 | RZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[18]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1555:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1555 | RZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1556:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1556 | RZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1556:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1556 | RZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1556:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1556 | RZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1556:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1556 | RZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1556:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1556 | RZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: error: initializer element is not constant\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1556:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1556 | RZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:49: note: (near initialization for 'r9a07g044_gpio_configs[19]')\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1556:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1556 | RZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:135:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 135 | BUILD_BUG_ON_ZERO((_mask) == 0) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1557:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1557 | RZG2L_GPIO_PORT_PACK(3, 0x24, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:137:17: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 137 | BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n | ^~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1557:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1557 | RZG2L_GPIO_PORT_PACK(3, 0x24, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/build_bug.h:16:51: error: bit-field '' width not an integer constant\n 16 | #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n | ^\n include/linux/bitfield.h:118:33: note: in expansion of macro 'BUILD_BUG_ON_ZERO'\n 118 | #define __BF_CHECK_POW2(n) BUILD_BUG_ON_ZERO(((n) & ((n) - 1)) != 0)\n | ^~~~~~~~~~~~~~~~~\n include/linux/bitfield.h:139:17: note: in expansion of macro '__BF_CHECK_POW2'\n 139 | __BF_CHECK_POW2((_mask) + (1ULL << __bf_shf(_mask))) + \\\n | ^~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1557:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1557 | RZG2L_GPIO_PORT_PACK(3, 0x24, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:45:38: note: in definition of macro '__bf_shf'\n 45 | #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n | ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:50: note: in expansion of macro 'FIELD_PREP_CONST'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n | ^~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:67: note: in expansion of macro 'PIN_CFG_PIN_MAP_MASK'\n 89 | #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n | ^~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:41: note: in expansion of macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n 97 | #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n | ^~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1557:9: note: in expansion of macro 'RZG2L_GPIO_PORT_PACK'\n 1557 | RZG2L_GPIO_PORT_PACK(3, 0x24, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n | ^~~~~~~~~~~~~~~~~~~~\n include/linux/bits.h:35:18: warning: right shift count is negative [-Wshift-count-negative]\n 35 | (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n | ^~\n include/linux/bitfield.h:141:64: note: in definition of macro 'FIELD_PREP_CONST'\n 141 | (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n | ^~~~~\n include/linux/bits.h:37:38: note: in expansion of macro '__GENMASK'\n 37 | (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n | ^~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:41: note: in expansion of macro 'GENMASK'\n 81 | #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n\n\nvim +89 drivers/pinctrl/renesas/pinctrl-rzg2l.c\n\n 84\t\n 85\t/*\n 86\t * m indicates the bitmap of supported pins, a is the register index\n 87\t * and f is pin configuration capabilities supported.\n 88\t */\n > 89\t#define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f)\t(FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n 90\t\t\t\t\t\t\t FIELD_PREP_CONST(PIN_CFG_PIN_REG_MASK, (a)) | \\\n 91\t\t\t\t\t\t\t FIELD_PREP_CONST(PIN_CFG_MASK, (f)))\n 92","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=gvVnn+XW;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:45e3:2400::1; helo=sv.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2188-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"gvVnn+XW\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=intel.com"],"Received":["from sv.mirrors.kernel.org (sv.mirrors.kernel.org\n [IPv6:2604:1380:45e3:2400::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4TC1m82tYrz1yPf\n\tfor ; Sun, 14 Jan 2024 02:00:08 +1100 (AEDT)","from smtp.subspace.kernel.org (wormhole.subspace.kernel.org\n [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby sv.mirrors.kernel.org (Postfix) with ESMTPS id F0D78281B59\n\tfor ; Sat, 13 Jan 2024 15:00:06 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id AA8761C16;\n\tSat, 13 Jan 2024 14:59:57 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [192.198.163.11])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 9248B33DF;\n\tSat, 13 Jan 2024 14:59:50 +0000 (UTC)","from fmsmga001.fm.intel.com ([10.253.24.23])\n by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 13 Jan 2024 06:59:49 -0800","from lkp-server02.sh.intel.com (HELO b07ab15da5fe) ([10.239.97.151])\n by fmsmga001.fm.intel.com with ESMTP; 13 Jan 2024 06:59:44 -0800","from kbuild by b07ab15da5fe with local (Exim 4.96)\n\t(envelope-from )\n\tid 1rOfU4-000AbY-2v;\n\tSat, 13 Jan 2024 14:59:41 +0000"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1705157991; x=1736693991;\n h=date:from:to:cc:subject:message-id:references:\n mime-version:in-reply-to;\n bh=74bLiqGHu8v7WR007fIT7Ya/IZKeJiUm7m5omNigiM8=;\n b=gvVnn+XWgl4feaErZ/t3SDYeMwCakk4CPCDz8mj/y33DL02h4gOoLMJA\n SFJS1MoWQDjmZxt9adgDn7sWpsV7wLCiqIavj05pKoUSGcZHQax7qeL7E\n 34TXik4+5L4/v5SxUY9ZK0aT4fH3kq13H34Pv3VpJx2HH26X2ee+pEqpC\n YCEr0P/WHF+6a3mifEZokx6K9mT6E3oxfWhCb3qGNuGxY2yjabeNXU9cI\n PYZskXwDeFjOQFKobeGFYiygUMXZh1zhvVABjJdQm8Ric6DeZgpblOHjw\n A7er/eisdlpUH5KdZRrgxshPB7F0DTxT3bAohCEJtJ0Tvfyb8kK9QfjR5\n Q==;","X-IronPort-AV":["E=McAfee;i=\"6600,9927,10952\"; a=\"6102259\"","E=Sophos;i=\"6.04,192,1695711600\";\n d=\"scan'208\";a=\"6102259\"","E=McAfee;i=\"6600,9927,10952\"; a=\"926683481\"","E=Sophos;i=\"6.04,192,1695711600\";\n d=\"scan'208\";a=\"926683481\""],"X-ExtLoop1":"1","Date":"Sat, 13 Jan 2024 22:59:06 +0800","From":"kernel test robot ","To":"Prabhakar ,\n\tGeert Uytterhoeven ,\n\tMagnus Damm ,\n\tLinus Walleij ","Cc":"oe-kbuild-all@lists.linux.dev, Rob Herring ,\n\tKrzysztof Kozlowski ,\n\tConor Dooley ,\n\tlinux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org,\n\tlinux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,\n\tlinux-gpio@vger.kernel.org, Prabhakar ,\n\tBiju Das ,\n\tClaudiu Beznea ,\n\tLad Prabhakar ","Subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","Message-ID":"<202401132220.aTrR8ckA-lkp@intel.com>","References":"<20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>"}},{"id":3246548,"web_url":"http://patchwork.ozlabs.org/comment/3246548/","msgid":"<202401140457.dWlCUkuN-lkp@intel.com>","list_archive_url":null,"date":"2024-01-13T20:40:55","subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","submitter":{"id":67315,"url":"http://patchwork.ozlabs.org/api/people/67315/","name":"kernel test robot","email":"lkp@intel.com"},"content":"Hi Prabhakar,\n\nkernel test robot noticed the following build errors:\n\n[auto build test ERROR on geert-renesas-drivers/renesas-pinctrl]\n[cannot apply to geert-renesas-devel/next linusw-pinctrl/devel linusw-pinctrl/for-next linus/master v6.7 next-20240112]\n[If your patch is applied to the wrong git tree, kindly drop us a note.\nAnd when submitting patch, we suggest to use '--base' as documented in\nhttps://git-scm.com/docs/git-format-patch#_base_tree_information]\n\nurl: https://github.com/intel-lab-lkp/linux/commits/Prabhakar/pinctrl-renesas-rzg2l-Improve-code-for-readability/20240112-222833\nbase: https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers.git renesas-pinctrl\npatch link: https://lore.kernel.org/r/20240112142621.13525-4-prabhakar.mahadev-lad.rj%40bp.renesas.com\npatch subject: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing port pins P19 to P28\nconfig: powerpc-randconfig-r081-20240113 (https://download.01.org/0day-ci/archive/20240114/202401140457.dWlCUkuN-lkp@intel.com/config)\ncompiler: clang version 16.0.4 (https://github.com/llvm/llvm-project.git ae42196bc493ffe877a7e3dff8be32035dea4d07)\nreproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240114/202401140457.dWlCUkuN-lkp@intel.com/reproduce)\n\nIf you fix the issue in a separate patch/commit (i.e. not just a new version of\nthe same patch/commit), kindly add following tags\n| Reported-by: kernel test robot \n| Closes: https://lore.kernel.org/oe-kbuild-all/202401140457.dWlCUkuN-lkp@intel.com/\n\nAll errors (new ones prefixed by >>):\n\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n include/linux/bits.h:37:31: note: expanded from macro 'GENMASK'\n (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n ^\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:50: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ^~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1577:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(3, 0x38, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n note: (skipping 1 expansions in backtrace; use -fmacro-backtrace-limit=0 to see all)\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:39: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ~~~~~~~~~^~~~~~\n include/linux/bitfield.h:45:38: note: expanded from macro '__bf_shf'\n #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1577:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(3, 0x38, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n include/linux/bits.h:37:31: note: expanded from macro 'GENMASK'\n (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n ^\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:50: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ^~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1578:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(2, 0x39, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n note: (skipping 1 expansions in backtrace; use -fmacro-backtrace-limit=0 to see all)\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:39: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ~~~~~~~~~^~~~~~\n include/linux/bitfield.h:45:38: note: expanded from macro '__bf_shf'\n #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1578:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(2, 0x39, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n include/linux/bits.h:37:31: note: expanded from macro 'GENMASK'\n (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n ^\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:50: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ^~~~~\n>> drivers/pinctrl/renesas/pinctrl-rzg2l.c:1579:2: error: anonymous bit-field has negative width (-1)\n RZG2L_GPIO_PORT_PACK(5, 0x3a, RZG2L_MPXED_PIN_FUNCS),\n ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:47: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ^\n include/linux/bitfield.h:137:3: note: expanded from macro 'FIELD_PREP_CONST'\n BUILD_BUG_ON_ZERO(~((_mask) >> __bf_shf(_mask)) & (_val)) + \\\n ^\n include/linux/build_bug.h:16:53: note: expanded from macro 'BUILD_BUG_ON_ZERO'\n #define BUILD_BUG_ON_ZERO(e) ((int)(sizeof(struct { int:(-!!(e)); })))\n ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1579:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(5, 0x3a, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n note: (skipping 1 expansions in backtrace; use -fmacro-backtrace-limit=0 to see all)\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:39: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ~~~~~~~~~^~~~~~\n include/linux/bitfield.h:45:38: note: expanded from macro '__bf_shf'\n #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1579:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(5, 0x3a, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n include/linux/bits.h:37:31: note: expanded from macro 'GENMASK'\n (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n ^\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:50: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ^~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1580:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(4, 0x3b, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n note: (skipping 1 expansions in backtrace; use -fmacro-backtrace-limit=0 to see all)\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:39: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ~~~~~~~~~^~~~~~\n include/linux/bitfield.h:45:38: note: expanded from macro '__bf_shf'\n #define __bf_shf(x) (__builtin_ffsll(x) - 1)\n ^\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:1580:2: warning: shift count is negative [-Wshift-count-negative]\n RZG2L_GPIO_PORT_PACK(4, 0x3b, RZG2L_MPXED_PIN_FUNCS),\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:97:39: note: expanded from macro 'RZG2L_GPIO_PORT_PACK'\n #define RZG2L_GPIO_PORT_PACK(n, a, f) RZG2L_GPIO_PORT_SPARSE_PACK((1ULL << (n)) - 1, (a), (f))\n ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:89:64: note: expanded from macro 'RZG2L_GPIO_PORT_SPARSE_PACK'\n #define RZG2L_GPIO_PORT_SPARSE_PACK(m, a, f) (FIELD_PREP_CONST(PIN_CFG_PIN_MAP_MASK, (m)) | \\\n ~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~\n drivers/pinctrl/renesas/pinctrl-rzg2l.c:81:31: note: expanded from macro 'PIN_CFG_PIN_MAP_MASK'\n #define PIN_CFG_PIN_MAP_MASK GENMASK(35, 28)\n ^\n include/linux/bits.h:37:31: note: expanded from macro 'GENMASK'\n (GENMASK_INPUT_CHECK(h, l) + __GENMASK(h, l))\n ^\n include/linux/bits.h:35:11: note: expanded from macro '__GENMASK'\n (~UL(0) >> (BITS_PER_LONG - 1 - (h))))\n ^\n include/linux/bitfield.h:141:50: note: expanded from macro 'FIELD_PREP_CONST'\n (((typeof(_mask))(_val) << __bf_shf(_mask)) & (_mask)) \\\n ^~~~~\n\n\nvim +1579 drivers/pinctrl/renesas/pinctrl-rzg2l.c\n\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1535 \n943be6806bed3f Lad Prabhakar 2024-01-12 1536 static const u64 r9a07g044_gpio_configs[] = {\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1537 \tRZG2L_GPIO_PORT_PACK(2, 0x10, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1538 \tRZG2L_GPIO_PORT_PACK(2, 0x11, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1539 \tRZG2L_GPIO_PORT_PACK(2, 0x12, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1540 \tRZG2L_GPIO_PORT_PACK(2, 0x13, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1541 \tRZG2L_GPIO_PORT_PACK(2, 0x14, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1542 \tRZG2L_GPIO_PORT_PACK(3, 0x15, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1543 \tRZG2L_GPIO_PORT_PACK(2, 0x16, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1544 \tRZG2L_GPIO_PORT_PACK(3, 0x17, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1545 \tRZG2L_GPIO_PORT_PACK(3, 0x18, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1546 \tRZG2L_GPIO_PORT_PACK(2, 0x19, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1547 \tRZG2L_GPIO_PORT_PACK(2, 0x1a, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1548 \tRZG2L_GPIO_PORT_PACK(2, 0x1b, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1549 \tRZG2L_GPIO_PORT_PACK(2, 0x1c, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1550 \tRZG2L_GPIO_PORT_PACK(3, 0x1d, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1551 \tRZG2L_GPIO_PORT_PACK(2, 0x1e, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1552 \tRZG2L_GPIO_PORT_PACK(2, 0x1f, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1553 \tRZG2L_GPIO_PORT_PACK(2, 0x20, RZG2L_MPXED_PIN_FUNCS),\nfcfb63148c241a Biju Das 2021-09-22 1554 \tRZG2L_GPIO_PORT_PACK(3, 0x21, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1555 \tRZG2L_GPIO_PORT_PACK(2, 0x22, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1556 \tRZG2L_GPIO_PORT_PACK(2, 0x23, RZG2L_MPXED_PIN_FUNCS),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1557 \tRZG2L_GPIO_PORT_PACK(3, 0x24, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1558 \tRZG2L_GPIO_PORT_PACK(2, 0x25, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1559 \tRZG2L_GPIO_PORT_PACK(2, 0x26, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1560 \tRZG2L_GPIO_PORT_PACK(2, 0x27, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1561 \tRZG2L_GPIO_PORT_PACK(2, 0x28, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1562 \tRZG2L_GPIO_PORT_PACK(2, 0x29, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1563 \tRZG2L_GPIO_PORT_PACK(2, 0x2a, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1564 \tRZG2L_GPIO_PORT_PACK(2, 0x2b, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1565 \tRZG2L_GPIO_PORT_PACK(2, 0x2c, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH0)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1566 \tRZG2L_GPIO_PORT_PACK(2, 0x2d, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1567 \tRZG2L_GPIO_PORT_PACK(2, 0x2e, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1568 \tRZG2L_GPIO_PORT_PACK(2, 0x2f, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1569 \tRZG2L_GPIO_PORT_PACK(2, 0x30, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1570 \tRZG2L_GPIO_PORT_PACK(2, 0x31, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1571 \tRZG2L_GPIO_PORT_PACK(2, 0x32, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1572 \tRZG2L_GPIO_PORT_PACK(2, 0x33, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1573 \tRZG2L_GPIO_PORT_PACK(2, 0x34, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\n22972a2d5bc4ba Lad Prabhakar 2021-11-10 1574 \tRZG2L_GPIO_PORT_PACK(3, 0x35, RZG2L_MPXED_ETH_PIN_FUNCS(PIN_CFG_IO_VMC_ETH1)),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1575 \tRZG2L_GPIO_PORT_PACK(2, 0x36, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1576 \tRZG2L_GPIO_PORT_PACK(3, 0x37, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1577 \tRZG2L_GPIO_PORT_PACK(3, 0x38, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1578 \tRZG2L_GPIO_PORT_PACK(2, 0x39, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 @1579 \tRZG2L_GPIO_PORT_PACK(5, 0x3a, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1580 \tRZG2L_GPIO_PORT_PACK(4, 0x3b, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1581 \tRZG2L_GPIO_PORT_PACK(4, 0x3c, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1582 \tRZG2L_GPIO_PORT_PACK(4, 0x3d, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1583 \tRZG2L_GPIO_PORT_PACK(4, 0x3e, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1584 \tRZG2L_GPIO_PORT_PACK(4, 0x3f, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1585 \tRZG2L_GPIO_PORT_PACK(5, 0x40, RZG2L_MPXED_PIN_FUNCS),\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1586 };\nc4c4637eb57f2a Lad Prabhakar 2021-07-27 1587","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=daNjYcRw;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:45d1:ec00::1; helo=ny.mirrors.kernel.org;\n envelope-from=linux-gpio+bounces-2189-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"daNjYcRw\"","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=intel.com"],"Received":["from ny.mirrors.kernel.org (ny.mirrors.kernel.org\n [IPv6:2604:1380:45d1:ec00::1])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4TC9LG5mjSz1ydd\n\tfor ; Sun, 14 Jan 2024 07:41:42 +1100 (AEDT)","from smtp.subspace.kernel.org (wormhole.subspace.kernel.org\n [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby ny.mirrors.kernel.org (Postfix) with ESMTPS id A12141C2114D\n\tfor ; Sat, 13 Jan 2024 20:41:40 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id F00B9D281;\n\tSat, 13 Jan 2024 20:41:33 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [192.198.163.10])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 8439E4C97;\n\tSat, 13 Jan 2024 20:41:31 +0000 (UTC)","from fmsmga007.fm.intel.com ([10.253.24.52])\n by fmvoesa104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 13 Jan 2024 12:41:30 -0800","from lkp-server02.sh.intel.com (HELO b07ab15da5fe) ([10.239.97.151])\n by fmsmga007.fm.intel.com with ESMTP; 13 Jan 2024 12:41:26 -0800","from kbuild by b07ab15da5fe with local (Exim 4.96)\n\t(envelope-from )\n\tid 1rOkoj-000At4-1k;\n\tSat, 13 Jan 2024 20:41:21 +0000"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1705178492; x=1736714492;\n h=date:from:to:cc:subject:message-id:references:\n mime-version:in-reply-to;\n bh=Q9huzpE1di9IOGQ1NV6QRQVDnPfRGatTVLcIU4u648M=;\n b=daNjYcRwCQvIln81/UcYdf3+S7lDmxebwHj3cadZbTpGCcMqTvr5DSjJ\n Jw7HJTWW5U40BJwrfYNAMdh+guFlbz/kUoeuAlOQDBlCuy9AeWpHvYfc1\n 8vPmEuJZbMdgZvxRr+BKkjITQHd6qWdiH7Mmg109uf0I7iyBNsoZtnscf\n qEamrOOVGMZ9aU68Mx28Is8m8Go+mNBo5XBQcYaEdQh5iPbso8koHwutH\n Zp3uxbHaXNuCeaR2nlC1AueLiAABio1qGQEkUUhQbrH//SSVbZuGWRJ6+\n O7Cl1aRggVQjD58dO3tuVbmQ/zkZ/RFq778XMdYTwV89dLr5cWJxNvNPh\n Q==;","X-IronPort-AV":["E=McAfee;i=\"6600,9927,10952\"; a=\"6763316\"","E=Sophos;i=\"6.04,192,1695711600\";\n d=\"scan'208\";a=\"6763316\"","E=McAfee;i=\"6600,9927,10952\"; a=\"786705813\"","E=Sophos;i=\"6.04,192,1695711600\";\n d=\"scan'208\";a=\"786705813\""],"X-ExtLoop1":"1","Date":"Sun, 14 Jan 2024 04:40:55 +0800","From":"kernel test robot ","To":"Prabhakar ,\n\tGeert Uytterhoeven ,\n\tMagnus Damm ,\n\tLinus Walleij ","Cc":"oe-kbuild-all@lists.linux.dev, Rob Herring ,\n\tKrzysztof Kozlowski ,\n\tConor Dooley ,\n\tlinux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org,\n\tlinux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,\n\tlinux-gpio@vger.kernel.org, Prabhakar ,\n\tBiju Das ,\n\tClaudiu Beznea ,\n\tLad Prabhakar ","Subject":"Re: [PATCH v4 3/4] pinctrl: renesas: pinctrl-rzg2l: Add the missing\n port pins P19 to P28","Message-ID":"<202401140457.dWlCUkuN-lkp@intel.com>","References":"<20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20240112142621.13525-4-prabhakar.mahadev-lad.rj@bp.renesas.com>"}}]