[{"id":1763224,"web_url":"http://patchwork.ozlabs.org/comment/1763224/","msgid":"<20170905111031.u4damueklnuliqt4@phenom.ffwll.local>","list_archive_url":null,"date":"2017-09-05T11:10:31","subject":"Re: [PATCH v2 0/6] Host1x and VIC support for Tegra186","submitter":{"id":1959,"url":"http://patchwork.ozlabs.org/api/people/1959/","name":"Daniel Vetter","email":"daniel@ffwll.ch"},"content":"On Tue, Sep 05, 2017 at 11:43:00AM +0300, Mikko Perttunen wrote:\n> Hi,\n> \n> not many changes in v2:\n> \n> Changed address-cells and size-cells for the Host1x device tree node\n> to have value 1, since all subdevices fit in the lower 4G. Also dropped\n> the incorrect change about this from the dt-bindings patch. Thanks to\n> Rob for pointing this out.\n> \n> Mikko\n> \n> Notes for v1:\n> \n> Hi everyone,\n> \n> this series adds basic support for the Host1x channel engine and the\n> VIC 2d compositor unit on Tegra186. The first three patches do the\n> required device tree changes, the fourth patch updates the device tree\n> binding documentation, and the two remaining patches add the actual\n> implementation, almost all of which is in Host1x itself.\n> \n> The Tegra186 Host1x is a relatively large update over previous\n> generations, which can be seen in the diffstat. The biggest change is\n> that Host1x is now contains separate hypervisor and vm register\n> apertures to support virtualization at the hardware level. This driver,\n> however, currently assumes that this instance of Linux is the sole\n> operating system having access to the hardware.\n> \n> This combined with increased numbers of supported channels and\n> syncpoints have caused a number of register space changes that are\n> responsible for most of the updated code.\n> \n> The series has been tested on the Jetson TX1 (T210) and TX2 (T186)\n> using the host1x_test test suite available at\n> \n> http://github.com/cyndis/host1x_test\n> \n> The series itself is available at\n> \n> http://github.com/cyndis/linux, branch host1x-t186-1\n\nSince this is new hw support, is there also open source userspace using\nall this?\n\nThanks, Daniel\n\n> \n> Cheers,\n> Mikko\n> \n> Mikko Perttunen (6):\n>   arm64: tegra: Add #power-domain-cells for BPMP\n>   arm64: tegra: Add host1x on Tegra186\n>   arm64: tegra: Add VIC on Tegra186\n>   dt-bindings: host1x: Add Tegra186 information\n>   gpu: host1x: Add Tegra186 support\n>   drm/tegra: Add Tegra186 support for VIC\n> \n>  .../display/tegra/nvidia,tegra20-host1x.txt        |   4 +\n>  arch/arm64/boot/dts/nvidia/tegra186.dtsi           |  31 ++++\n>  drivers/gpu/drm/tegra/drm.c                        |   1 +\n>  drivers/gpu/drm/tegra/vic.c                        |  10 ++\n>  drivers/gpu/host1x/Makefile                        |   3 +-\n>  drivers/gpu/host1x/dev.c                           |  60 ++++++-\n>  drivers/gpu/host1x/dev.h                           |   4 +\n>  drivers/gpu/host1x/hw/cdma_hw.c                    |  49 +++---\n>  drivers/gpu/host1x/hw/debug_hw.c                   | 137 +---------------\n>  drivers/gpu/host1x/hw/debug_hw_1x01.c              | 154 ++++++++++++++++++\n>  drivers/gpu/host1x/hw/debug_hw_1x06.c              | 133 +++++++++++++++\n>  drivers/gpu/host1x/hw/host1x01.c                   |   2 +\n>  drivers/gpu/host1x/hw/host1x02.c                   |   2 +\n>  drivers/gpu/host1x/hw/host1x04.c                   |   2 +\n>  drivers/gpu/host1x/hw/host1x05.c                   |   2 +\n>  drivers/gpu/host1x/hw/host1x06.c                   |  44 +++++\n>  drivers/gpu/host1x/hw/host1x06.h                   |  26 +++\n>  drivers/gpu/host1x/hw/host1x06_hardware.h          | 142 ++++++++++++++++\n>  drivers/gpu/host1x/hw/hw_host1x06_hypervisor.h     |  32 ++++\n>  drivers/gpu/host1x/hw/hw_host1x06_uclass.h         | 181 +++++++++++++++++++++\n>  drivers/gpu/host1x/hw/hw_host1x06_vm.h             |  47 ++++++\n>  drivers/gpu/host1x/hw/intr_hw.c                    |  29 ++--\n>  22 files changed, 926 insertions(+), 169 deletions(-)\n>  create mode 100644 drivers/gpu/host1x/hw/debug_hw_1x01.c\n>  create mode 100644 drivers/gpu/host1x/hw/debug_hw_1x06.c\n>  create mode 100644 drivers/gpu/host1x/hw/host1x06.c\n>  create mode 100644 drivers/gpu/host1x/hw/host1x06.h\n>  create mode 100644 drivers/gpu/host1x/hw/host1x06_hardware.h\n>  create mode 100644 drivers/gpu/host1x/hw/hw_host1x06_hypervisor.h\n>  create mode 100644 drivers/gpu/host1x/hw/hw_host1x06_uclass.h\n>  create mode 100644 drivers/gpu/host1x/hw/hw_host1x06_vm.h\n> \n> -- \n> 2.14.1\n> \n> _______________________________________________\n> dri-devel mailing list\n> dri-devel@lists.freedesktop.org\n> https://lists.freedesktop.org/mailman/listinfo/dri-devel","headers":{"Return-Path":"<linux-tegra-owner@vger.kernel.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=linux-tegra-owner@vger.kernel.org;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=ffwll.ch header.i=@ffwll.ch header.b=\"FcY+Nw5n\";\n\tdkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xmkXq1PTJz9sRV\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue,  5 Sep 2017 21:10:51 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751458AbdIELKk (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);\n\tTue, 5 Sep 2017 07:10:40 -0400","from mail-wm0-f65.google.com ([74.125.82.65]:38374 \"EHLO\n\tmail-wm0-f65.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1750805AbdIELKf (ORCPT\n\t<rfc822; linux-tegra@vger.kernel.org>); Tue, 5 Sep 2017 07:10:35 -0400","by mail-wm0-f65.google.com with SMTP id u26so2655138wma.5\n\tfor <linux-tegra@vger.kernel.org>;\n\tTue, 05 Sep 2017 04:10:35 -0700 (PDT)","from phenom.ffwll.local ([2a02:168:5635:0:39d2:f87e:2033:9f6])\n\tby smtp.gmail.com with ESMTPSA id\n\to12sm125235edc.39.2017.09.05.04.10.32\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tTue, 05 Sep 2017 04:10:33 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=ffwll.ch; s=google;\n\th=sender:date:from:to:cc:subject:message-id:mail-followup-to\n\t:references:mime-version:content-disposition:in-reply-to:user-agent; \n\tbh=LtUTzY7+hZlFVVrbG4UIz/XyA2Bg8ljg/4JY9nKY2+Q=;\n\tb=FcY+Nw5nsjKwfqUKa92BjnlkAD9RtroYsL3L51wpKIh6SSUPouq6A6Meco+RtiurEW\n\ttvXAAzyGR3s7YXiVUfG6w5KXquqOFG/XVqMnx2q/bZZ3Y8WDUKSpBm1tfoZ5gyWvSOoq\n\tuJ1ZLyWDmlR3BOv+ClBXQFFDJPVw+Y50rIkmQ=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:date:from:to:cc:subject:message-id\n\t:mail-followup-to:references:mime-version:content-disposition\n\t:in-reply-to:user-agent;\n\tbh=LtUTzY7+hZlFVVrbG4UIz/XyA2Bg8ljg/4JY9nKY2+Q=;\n\tb=ZrIABiTS7jUs3fpNwhshFa5fJn6Y31vTqCwJpAHTET3Y2Kv9XEYFu4gsBzaeERMvqf\n\tuE98jKf0Mnfy+vEhiA0s7bVby3xqJrhm/w7Nj51jmiK+Jpr9zcv5wHt/lb24PHBBRKOu\n\t8fwPPTrBChtbfFMpoYPRdG68+edpvILR3WxiQ4De1CS/3iwp0b+3B0tv8CWq2WqWbLXR\n\tj4JTphrlVFIFND4qEym7HomlZKSi2PTNpPEza5nIHA2f90EvM38zGk0LloPnM6zLAWlL\n\tL1HSSlj+PDDV8lIjo6LmX0ma6lnh3lGzk8Iy52gOQ/9gyzPMa5QVE1VxrEQgyLXo/brp\n\tvQbA==","X-Gm-Message-State":"AHPjjUgGr5FhAgy0tFNiIQBORmJrnBS0ZhkfhcaJApYEJK1WwI4gEo/m\n\tu92CS8N8nZGdMpiD","X-Google-Smtp-Source":"ADKCNb6i/+TC+ZHFwzAM7lfPHqMoSMaBUw+42n+Wmzr5x1h+c+ifC8Pkfiv1TFjrQ0WJUxGL1m6HEw==","X-Received":"by 10.80.224.8 with SMTP id e8mr962905edl.259.1504609834454;\n\tTue, 05 Sep 2017 04:10:34 -0700 (PDT)","Date":"Tue, 5 Sep 2017 13:10:31 +0200","From":"Daniel Vetter <daniel@ffwll.ch>","To":"Mikko Perttunen <mperttunen@nvidia.com>","Cc":"thierry.reding@gmail.com, jonathanh@nvidia.com, robh+dt@kernel.org,\n\tmark.rutland@arm.com, devicetree@vger.kernel.org,\n\tdnibade@nvidia.com, linux-kernel@vger.kernel.org,\n\tdri-devel@lists.freedesktop.org, amerilainen@nvidia.com,\n\tlinux-tegra@vger.kernel.org, sgurrappadi@nvidia.com,\n\tdigetx@gmail.com, linux-arm-kernel@lists.infradead.org","Subject":"Re: [PATCH v2 0/6] Host1x and VIC support for Tegra186","Message-ID":"<20170905111031.u4damueklnuliqt4@phenom.ffwll.local>","Mail-Followup-To":"Mikko Perttunen <mperttunen@nvidia.com>,\n\tthierry.reding@gmail.com, jonathanh@nvidia.com, robh+dt@kernel.org,\n\tmark.rutland@arm.com, devicetree@vger.kernel.org,\n\tdnibade@nvidia.com, linux-kernel@vger.kernel.org,\n\tdri-devel@lists.freedesktop.org, amerilainen@nvidia.com,\n\tlinux-tegra@vger.kernel.org, sgurrappadi@nvidia.com,\n\tdigetx@gmail.com, linux-arm-kernel@lists.infradead.org","References":"<20170905084306.19318-1-mperttunen@nvidia.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20170905084306.19318-1-mperttunen@nvidia.com>","X-Operating-System":"Linux phenom 4.12.0-1-amd64 ","User-Agent":"NeoMutt/20170609 (1.8.3)","Sender":"linux-tegra-owner@vger.kernel.org","Precedence":"bulk","List-ID":"<linux-tegra.vger.kernel.org>","X-Mailing-List":"linux-tegra@vger.kernel.org"}},{"id":1763247,"web_url":"http://patchwork.ozlabs.org/comment/1763247/","msgid":"<408624d4-9e69-661a-950f-b8d8386d6a27@kapsi.fi>","list_archive_url":null,"date":"2017-09-05T11:28:59","subject":"Re: [PATCH v2 0/6] Host1x and VIC support for Tegra186","submitter":{"id":64745,"url":"http://patchwork.ozlabs.org/api/people/64745/","name":"Mikko Perttunen","email":"cyndis@kapsi.fi"},"content":"On 05.09.2017 14:10, Daniel Vetter wrote:\n>\n> Since this is new hw support, is there also open source userspace using\n> all this?\n\nThe VIC HW in Tegra186 is backwards compatible with the one in Tegra210, \nwhich has open userspace (https://github.com/cyndis/vaapi-tegra-driver), \nso that userspace should remain compatible. The old firmware is not \ncompatible so we need a new compatibility string for that.\n\n>\n> Thanks, Daniel\n\nThanks,\nMikko\n--\nTo unsubscribe from this list: send the line \"unsubscribe linux-tegra\" in\nthe body of a message to majordomo@vger.kernel.org\nMore majordomo info at  http://vger.kernel.org/majordomo-info.html","headers":{"Return-Path":"<linux-tegra-owner@vger.kernel.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=linux-tegra-owner@vger.kernel.org;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tsecure) header.d=kapsi.fi header.i=@kapsi.fi header.b=\"ycqcZBOa\";\n\tdkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xmky502Dfz9s9Y\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue,  5 Sep 2017 21:29:16 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1750922AbdIEL3P (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);\n\tTue, 5 Sep 2017 07:29:15 -0400","from mail.kapsi.fi ([91.232.154.25]:56646 \"EHLO mail.kapsi.fi\"\n\trhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP\n\tid S1750731AbdIEL3P (ORCPT <rfc822;linux-tegra@vger.kernel.org>);\n\tTue, 5 Sep 2017 07:29:15 -0400","from [62.209.167.43] (helo=[10.21.26.144])\n\tby mail.kapsi.fi with esmtpsa\n\t(TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.84_2)\n\t(envelope-from <cyndis@kapsi.fi>)\n\tid 1dpC2T-0008G3-QN; Tue, 05 Sep 2017 14:29:05 +0300"],"DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=kapsi.fi;\n\ts=20161220; \n\th=Content-Transfer-Encoding:Content-Type:In-Reply-To:MIME-Version:Date:Message-ID:From:References:To:Subject;\n\tbh=LT3TTQEd+CwaxnsJp3s9SSS2PVbk18275oFH2t7idL4=; \n\tb=ycqcZBOaOBeBxr8d337nIsYvEn0K/6S+zrJ6ZfsDUS8okwxgBeR+M6in0WZoEoIuGJv18izWJ+cFtBzb041aZCTvRbrzGUqPdMKphyffoQxadlcsq2TRkYYI8jdXBSmhrX4XxV6L025X1RXLGDnHuO+3ah28V9NKOf2EiOJCC4b/UevIt5PqcezX9mnmU579NMQMebUKMb6vho3ZSGE8LGj+O2fjhTcTZhkb1u25JkSTbKj/Pp0lEL6yB4tE8XrTYzQXqQ4OOOvRXzIfcrrDpJRnfve32V/rhppiR1uTRPcyJgbTbh6kRvtqeQnIHPFx5dolz6ba2SnxI3kGwC/4IQ==;","Subject":"Re: [PATCH v2 0/6] Host1x and VIC support for Tegra186","To":"Mikko Perttunen <mperttunen@nvidia.com>, thierry.reding@gmail.com,\n\tjonathanh@nvidia.com, robh+dt@kernel.org, mark.rutland@arm.com,\n\tdevicetree@vger.kernel.org, dnibade@nvidia.com,\n\tlinux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,\n\tamerilainen@nvidia.com, linux-tegra@vger.kernel.org,\n\tsgurrappadi@nvidia.com, digetx@gmail.com,\n\tlinux-arm-kernel@lists.infradead.org","References":"<20170905084306.19318-1-mperttunen@nvidia.com>\n\t<20170905111031.u4damueklnuliqt4@phenom.ffwll.local>","From":"Mikko Perttunen <cyndis@kapsi.fi>","Message-ID":"<408624d4-9e69-661a-950f-b8d8386d6a27@kapsi.fi>","Date":"Tue, 5 Sep 2017 14:28:59 +0300","User-Agent":"Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101\n\tThunderbird/45.2.0","MIME-Version":"1.0","In-Reply-To":"<20170905111031.u4damueklnuliqt4@phenom.ffwll.local>","Content-Type":"text/plain; charset=windows-1252; format=flowed","Content-Transfer-Encoding":"7bit","X-SA-Exim-Connect-IP":"62.209.167.43","X-SA-Exim-Mail-From":"cyndis@kapsi.fi","X-SA-Exim-Scanned":"No (on mail.kapsi.fi); SAEximRunCond expanded to false","Sender":"linux-tegra-owner@vger.kernel.org","Precedence":"bulk","List-ID":"<linux-tegra.vger.kernel.org>","X-Mailing-List":"linux-tegra@vger.kernel.org"}}]