[{"id":3680206,"web_url":"http://patchwork.ozlabs.org/comment/3680206/","msgid":"<aed1f6ae-543b-c3de-8dcc-45ad28234127@rock-chips.com>","list_archive_url":null,"date":"2026-04-22T02:42:00","subject":"Re: [PATCH v3 0/3] Add Devres managed IRQ vectors allocation","submitter":{"id":66993,"url":"http://patchwork.ozlabs.org/api/people/66993/","name":"Shawn Lin","email":"shawn.lin@rock-chips.com"},"content":"在 2026/04/22 星期三 9:25, Shawn Lin 写道:\n> There is a long-standing design issue in the PCI/MSI subsystem where the\n> implicit, automatic management of IRQ vectors by the devres framework\n\nSorry, there seems something wrong with my local mail settings, so I\nresent the v3 series.\n\n>","headers":{"Return-Path":"\n <linux-pci+bounces-52913-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=rock-chips.com header.i=@rock-chips.com\n header.a=rsa-sha256 header.s=default header.b=b7CDvHiB;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-52913-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com\n header.b=\"b7CDvHiB\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=220.197.31.115","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=rock-chips.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=rock-chips.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0kYW1xlkz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 13:02:55 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 184B93006968\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 02:57:37 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C643939B944;\n\tWed, 22 Apr 2026 02:57:35 +0000 (UTC)","from mail-m19731115.qiye.163.com (mail-m19731115.qiye.163.com\n [220.197.31.115])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 00CA42D2495\n\tfor <linux-pci@vger.kernel.org>; Wed, 22 Apr 2026 02:57:28 +0000 (UTC)","from [172.16.12.17] (unknown [61.154.14.86])\n\tby smtp.qiye.163.com (Hmail) with ESMTP id 3ba45a8e4;\n\tWed, 22 Apr 2026 10:42:00 +0800 (GMT+08:00)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776826653; cv=none;\n b=KAfkZjAoE/l4+7A0Pyg3KFW/+G6FyZs9DTfPJRcqnTdyqzOaeq1Bc25iK9Nm+ZLg3IImT5GcNuuUHcEriAbkuuatWvE59RO+JMxTRoTmqLsAutSQdxgErc2Q/31cAOVttlYGcC3HE+1qI13qcyS+h78+kVe7UzNajPh8JtXndxo=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776826653; c=relaxed/simple;\n\tbh=2B4w35GtL9z7YSKWMQwRgmGH8qdtgdF1Pp92YtZYAi0=;\n\th=Message-ID:Date:MIME-Version:Cc:Subject:To:References:From:\n\t In-Reply-To:Content-Type;\n b=OKHvRejWy7CdF5SwBj/gSvcSkwJ9mCSwBtFXD3/KGuhYH0ZNmix/5KFq9Kz0FxcfTC/KTVuXmmq7qEbbb0T6Eov3AwG44yRta/tr3tAUe0hzqG5eyL5DV/nc5WMiWkSz0gTlqq3PkCeabg0jRdRh9qyqw9JS6uAe/qUKLtTe7Gw=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=rock-chips.com;\n spf=pass smtp.mailfrom=rock-chips.com;\n dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com\n header.b=b7CDvHiB; arc=none smtp.client-ip=220.197.31.115","Message-ID":"<aed1f6ae-543b-c3de-8dcc-45ad28234127@rock-chips.com>","Date":"Wed, 22 Apr 2026 10:42:00 +0800","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","User-Agent":"Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101\n Thunderbird/102.15.1","Cc":"shawn.lin@rock-chips.com, Nirmal Patel <nirmal.patel@linux.intel.com>,\n Jonathan Derrick <jonathan.derrick@linux.dev>,\n Kurt Schwemmer <kurt.schwemmer@microsemi.com>,\n Logan Gunthorpe <logang@deltatee.com>, Philipp Stanner <phasta@kernel.org>,\n linux-pci@vger.kernel.org","Subject":"Re: [PATCH v3 0/3] Add Devres managed IRQ vectors allocation","To":"Bjorn Helgaas <bhelgaas@google.com>","References":"<1776821127-234830-1-git-send-email-shawn.lin@rock-chips.com>","From":"Shawn Lin <shawn.lin@rock-chips.com>","In-Reply-To":"<1776821127-234830-1-git-send-email-shawn.lin@rock-chips.com>","Content-Type":"text/plain; charset=UTF-8; format=flowed","Content-Transfer-Encoding":"8bit","X-HM-Tid":"0a9db310de8809cckunmebabe8cd16e8c9","X-HM-MType":"1","X-HM-Spam-Status":"e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly\n\ttZV1koWUFITzdXWS1ZQUlXWQ8JGhUIEh9ZQVkaGkxPVktNQh8fGE9ITU4eTFYVFAkWGhdVEwETFh\n\toSFyQUDg9ZV1kYEgtZQVlNSlVKTk9VSk9VQ01ZV1kWGg8SFR0UWUFZT0tIVUpLSU9PT0hVSktLVU\n\tpCS0tZBg++","DKIM-Signature":"a=rsa-sha256;\n\tb=b7CDvHiB8rGLvA60mPpXkipn+NMl6Bwyjiq2qpZvEeclP042aQIDwukWb2VBGQ7VOOPp06Y9dQsUiOIcr/gcUxecJmzJo60D0PBuYpmj76ExiH0Z41RRoJ+N7xrLfpkUlxa5mfm+zMQU/cOrA9wbmmoS604YD8+TPjFdm48SVqU=;\n c=relaxed/relaxed; s=default; d=rock-chips.com; v=1;\n\tbh=CwGfpgukQvI/lK4JOSDnxUsx/L8Vk1WTkVon+cdP3Eo=;\n\th=date:mime-version:subject:message-id:from;"}}]