[{"id":3677182,"web_url":"http://patchwork.ozlabs.org/comment/3677182/","msgid":"<D3770294-A42E-4D24-8BF6-1E2B554DCF04@gmail.com>","list_archive_url":null,"date":"2026-04-14T12:56:05","subject":"Re: [PATCHv5 00/15] Adding comprehensive support for i.MX8MM EVK\n board","submitter":{"id":83251,"url":"http://patchwork.ozlabs.org/api/people/83251/","name":"Bernhard Beschow","email":"shentey@gmail.com"},"content":"Am 14. April 2026 05:37:00 UTC schrieb Gaurav Sharma <gaurav.sharma_7@nxp.com>:\n>Changes in v5:\n>- Fixed SoC object reference counting by using object_new_with_props()\n>  instead of object_new() + object_property_add_child()\n>- Merged imx8mm-evk.rst documentation into imx8mp-evk.rst to avoid\n>  duplication and updated the title accordingly\n>- Added on-chip RAM (OCRAM) support to match iMX8MP dev\n\nCheckpatch raises several errors (you may ignore its warnings). Reproduce in the QEMU root src dir with the following command:\n\n  ./scripts/checkpatch.pl --branch origin/master..\n\nBest regards,\nBernhard\n\n>\n>Changes in v4:\n>- Update Maintainers file\n>- Re-used iMX8MP CCM and Analog IP for iMX8MM by introducing a variant\n>  specific property\n>- Split up the patch that enabled CCM and Analog in the previous\n>  revision. Now we have 3 patches to enable CCM and Analog in iMX8MM\n>- Updated copyrights\n>- Removed '|| KVM' from hw/arm/Kconfig to prevent 'make check' failures\n>\n>Changes in v3:\n>- Minor documentation change - Added KVM Acceleration section in docs/system/arm/imx8mm-evk.rst\n>\n>Changes in v2:\n>- Fixed the DTB offset in functional testing script test_imx8mm_evk.py\n>  and preserved alphabetical order of machine names in tests/functional/aarch64/meson.build\n>- Fixed a typo and updated the documentation\n>- Modified structures type to static const in fsl-imx8mm.c wherever\n>  applicable.\n>- Added CSI and DSI nodes to the nodes_to_remove list in imx8mm-evk.c. This\n>  is needed because the default DTB in the iMX LF BSP images have CSI\n>  and DSI enabled. Developers/Hobbyists using these BSP images will\n>  observe CSI and DSI crash logs on the console since these are unimplemented.\n>  With this change, both debian and iMX LF images will boot up without any issues.\n>\n>Changes in v1:\n>\n>This patch series adds support for the NXP i.MX8MM EVK (Evaluation Kit)\n>board to QEMU, enabling emulation of this ARM Cortex-A53 based development\n>platform.\n>\n>The series includes:\n>\n>1. Core peripheral support (CCM clock controller, Analog module)\n>2. GPT(General Purpose Timer) and WDT(Watchdog Timer) Emulation support\n>3. GPIO,I2C,SPI,USDHC and USB Emulation support\n>4. PCIe and ENET Controller Emulation support\n>5. Documentation and functional test included\n>\n>Key features ported:\n>- Basic boot support with Linux\n>- UART console for serial communication\n>- Interrupt handling\n>- Clock and power management infrastructure\n>\n>Testing:\n>- Linux kernel boots to console\n>\n>Reviewed-by: Bernhard Beschow <shentey@gmail.com>\n>Signed-off-by: Gaurav Sharma <gaurav.sharma_7@nxp.com> \n>\n>\n>Gaurav Sharma (15):\n>  hw/arm: Add the i.MX 8MM EVK(Evaluation Kit) board\n>  hw/misc/imx8mp_analog: Add property to analog device\n>  hw/arm/fsl-imx8mm: Add Analog device IP to iMX8MM SOC\n>  hw/arm/fsl-imx8mm: Add Clock Control Module IP to iMX8MM\n>  hw/arm/fsl-imx8mm: Implemented support for SNVS\n>  hw/arm/fsl-imx8mm: Adding support for USDHC storage controllers\n>  hw/arm/fsl-imx8mm: Add PCIe support\n>  hw/arm/fsl-imx8mm: Add GPIO controllers\n>  hw/arm/fsl-imx8mm: Adding support for I2C emulation\n>  hw/arm/fsl-imx8mm: Adding support for SPI controller\n>  hw/arm/fsl-imx8mm: Adding support for Watchdog Timers\n>  hw/arm/fsl-imx8mm: Adding support for General Purpose Timers\n>  hw/arm/fsl-imx8mm: Adding support for ENET ethernet controller\n>  hw/arm/fsl-imx8mm: Adding support for USB controller\n>  hw/arm/fsl-imx8mm: Adding functional testing of iMX8MM emulation\n>\n> MAINTAINERS                                 |  10 +\n> docs/system/arm/imx8mp-evk.rst              |  33 +-\n> docs/system/target-arm.rst                  |   1 +\n> hw/arm/Kconfig                              |  24 +\n> hw/arm/fsl-imx8mm.c                         | 704 ++++++++++++++++++++\n> hw/arm/imx8mm-evk.c                         | 130 ++++\n> hw/arm/meson.build                          |   2 +\n> hw/misc/imx8mp_analog.c                     |  12 +-\n> hw/timer/imx_gpt.c                          |  26 +\n> include/hw/arm/fsl-imx8mm.h                 | 242 +++++++\n> include/hw/misc/imx8mp_analog.h             |   3 +\n> include/hw/timer/imx_gpt.h                  |   2 +\n> tests/functional/aarch64/meson.build        |   2 +\n> tests/functional/aarch64/test_imx8mm_evk.py |  67 ++\n> 14 files changed, 1251 insertions(+), 7 deletions(-)\n> create mode 100644 hw/arm/fsl-imx8mm.c\n> create mode 100644 hw/arm/imx8mm-evk.c\n> create mode 100644 include/hw/arm/fsl-imx8mm.h\n> create mode 100755 tests/functional/aarch64/test_imx8mm_evk.py\n>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=gZ67hWlt;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fw46k3kk3z1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 22:57:00 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCdJR-0002NW-PY; Tue, 14 Apr 2026 08:56:18 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1wCdJM-0002MY-4U\n for qemu-devel@nongnu.org; Tue, 14 Apr 2026 08:56:13 -0400","from mail-wr1-x42e.google.com ([2a00:1450:4864:20::42e])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1wCdJK-0001pN-4e\n for qemu-devel@nongnu.org; Tue, 14 Apr 2026 08:56:11 -0400","by mail-wr1-x42e.google.com with SMTP id\n ffacd0b85a97d-43d7645adbdso1359887f8f.1\n for <qemu-devel@nongnu.org>; Tue, 14 Apr 2026 05:56:09 -0700 (PDT)","from ehlo.thunderbird.net\n (p200300faaf1c6100004fcff454cbdf8f.dip0.t-ipconnect.de.\n [2003:fa:af1c:6100:4f:cff4:54cb:df8f])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43d6a1203b8sm37192387f8f.16.2026.04.14.05.56.07\n (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n Tue, 14 Apr 2026 05:56:07 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1776171368; x=1776776168; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:message-id:references\n :in-reply-to:subject:cc:to:from:date:from:to:cc:subject:date\n :message-id:reply-to;\n bh=cipN3wxzUuC12n9kYMrK1ldVmk7FWHJ23evv2/U0hx8=;\n b=gZ67hWltjZXk7uAClWniBmIVhTgdMgXGQw3YUeT+lIEH61dTaVHLnbxNdQ0DbnF4ct\n znwCY/JsTe//FFDuJ0ixyisXFsOenmUHdRf893LGmaj/SNL+AojOhNgd+GfHQaGgsCCl\n jmsUwpykwu8yuI/KCSAEQF9O/+h0Zz0OA1X6b8XbKskqc4CSrlZUhY+Vr3gB0rJVFApm\n yfBNuuf3b+1W1xWL/NPzpy2EU5oMKyU/xIUyU8zOZn82fUgkn5ONQxYiP791K/OtXBLv\n miJup0w/+15yI79N+U0FUjGwlbdnm02NYogH7lBK+bJCyHW3MRE3k3/OnrUHduJQRJHT\n 1/TA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776171368; x=1776776168;\n h=content-transfer-encoding:mime-version:message-id:references\n :in-reply-to:subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=cipN3wxzUuC12n9kYMrK1ldVmk7FWHJ23evv2/U0hx8=;\n b=TWTC2m/n5Ln1rWl53A2tvq07GINWuqSTv1paxIp2DEswFKs3olAMr1vDSch5Wfz9TV\n PjF/sSSPrU7bGd+GS8C+UqeiAsc6xi1bL5z0uztpqzNDYjb7eFrKJ41x2LqtIyN/r2yy\n IMAsSvqxoYDAE05WtA2bOoZlgrpVxl3wpXEfvu6ddXPj2sYdKlfeO29w5LqkI/TwWXhZ\n vIoi7gI0Ua+vDp0lMvE/6dI15wKVykz6T3UWw6AdYenAavWEffjYyeApfVs8WnoLseW+\n RU2KQvSQ0mTbIMX/v7ehVsjkECIuB8O7EteEpGzD8dDgkPD7Gek0TLFCnnERoZw+YTzb\n GBeQ==","X-Forwarded-Encrypted":"i=1;\n AFNElJ9VHEUtfKZ/y9TEptH/YLwB4+KmXMVEMzemD55gcyNhe4s5TpWb//gNfFk7U3+g5njeSnEcE746NrFD@nongnu.org","X-Gm-Message-State":"AOJu0YwmTjdnkY+rL5WHraye9FV20QwiJE6u0mXjureXn6kjo/PT1vHN\n FhIRB1LDLGrJW3f6DdJi/k8GOSkqgc5fbgmdrAdPm3j0kbQkjPjgsAPT","X-Gm-Gg":"AeBDiesnlk3NMPcgEl0BqPfDnnIJaEpi+MQBsEEEc4DZDf6jxocDhnVtNzK+sAB8yfL\n zt6BnVo4luiEjEWLoxTO2OmmmVOzszo21ufERDijurHphf/xqckCSn0XkgNsLwqkUyMYH674rHS\n I4KvZd0nmZ79sW3b7Mt2ypx9gdmXcy9hmJ715R2JYDthCotl9WLTiW+pr4mEUTQs8V9vb3bKyQt\n tgfpBW1p/yE0TaaGqC3y8E21bi6adQPWrz97j03qXkOWInOzqndEWRPMVcG2DWrJhNchY4RWD6m\n wy+jnX2qqvLvK79yh8FQCRR0nvUvhx3fghiLgaChSY4T0ytuIDOYH1T/IxX/pd+oaJ8t+IuFtWd\n 1cO2Vbhqy8+b6UsOVzTZjGbL6VPV02sAC+2ZLOIAZLiqeLo53Yc1iuqVlvr0dddxufUNRngeMjk\n pRV8pmirKsZ55Bi1yV6Qpfdoui2qlmqwJ/4p+UgWUuxVjGOfUTHAANfud1Dsx+AznjAHB7t7ZqC\n lzHUK+/NmGAJocfW7Cg","X-Received":"by 2002:a5d:5889:0:b0:43d:77f4:7149 with SMTP id\n ffacd0b85a97d-43d77f475d9mr12925946f8f.48.1776171368225;\n Tue, 14 Apr 2026 05:56:08 -0700 (PDT)","Date":"Tue, 14 Apr 2026 12:56:05 +0000","From":"Bernhard Beschow <shentey@gmail.com>","To":"Gaurav Sharma <gaurav.sharma_7@nxp.com>, qemu-devel@nongnu.org","CC":"pbonzini@redhat.com, peter.maydell@linaro.org","Subject":"Re: [PATCHv5 00/15] Adding comprehensive support for i.MX8MM EVK\n board","In-Reply-To":"<20260414053715.1378021-1-gaurav.sharma_7@nxp.com>","References":"<20260414053715.1378021-1-gaurav.sharma_7@nxp.com>","Message-ID":"<D3770294-A42E-4D24-8BF6-1E2B554DCF04@gmail.com>","MIME-Version":"1.0","Content-Type":"text/plain;\n charset=utf-8","Content-Transfer-Encoding":"quoted-printable","Received-SPF":"pass client-ip=2a00:1450:4864:20::42e;\n envelope-from=shentey@gmail.com; helo=mail-wr1-x42e.google.com","X-Spam_score_int":"-10","X-Spam_score":"-1.1","X-Spam_bar":"-","X-Spam_report":"(-1.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FORGED_GMAIL_RCVD=1,\n FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=no autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}},{"id":3677197,"web_url":"http://patchwork.ozlabs.org/comment/3677197/","msgid":"<5D98050B-ADB5-4481-80BA-88F07EC88876@gmail.com>","list_archive_url":null,"date":"2026-04-14T13:11:38","subject":"Re: [PATCHv5 00/15] Adding comprehensive support for i.MX8MM EVK\n board","submitter":{"id":83251,"url":"http://patchwork.ozlabs.org/api/people/83251/","name":"Bernhard Beschow","email":"shentey@gmail.com"},"content":"Am 14. April 2026 05:37:00 UTC schrieb Gaurav Sharma <gaurav.sharma_7@nxp.com>:\n>Changes in v5:\n>- Fixed SoC object reference counting by using object_new_with_props()\n>  instead of object_new() + object_property_add_child()\n>- Merged imx8mm-evk.rst documentation into imx8mp-evk.rst to avoid\n>  duplication and updated the title accordingly\n>- Added on-chip RAM (OCRAM) support to match iMX8MP dev\n\nWith my comments addressed/fixed:\n\nSeries:\nReviewed-by: Bernhard Beschow <shentey@gmail.com>\n\n>\n>Changes in v4:\n>- Update Maintainers file\n>- Re-used iMX8MP CCM and Analog IP for iMX8MM by introducing a variant\n>  specific property\n>- Split up the patch that enabled CCM and Analog in the previous\n>  revision. Now we have 3 patches to enable CCM and Analog in iMX8MM\n>- Updated copyrights\n>- Removed '|| KVM' from hw/arm/Kconfig to prevent 'make check' failures\n>\n>Changes in v3:\n>- Minor documentation change - Added KVM Acceleration section in docs/system/arm/imx8mm-evk.rst\n>\n>Changes in v2:\n>- Fixed the DTB offset in functional testing script test_imx8mm_evk.py\n>  and preserved alphabetical order of machine names in tests/functional/aarch64/meson.build\n>- Fixed a typo and updated the documentation\n>- Modified structures type to static const in fsl-imx8mm.c wherever\n>  applicable.\n>- Added CSI and DSI nodes to the nodes_to_remove list in imx8mm-evk.c. This\n>  is needed because the default DTB in the iMX LF BSP images have CSI\n>  and DSI enabled. Developers/Hobbyists using these BSP images will\n>  observe CSI and DSI crash logs on the console since these are unimplemented.\n>  With this change, both debian and iMX LF images will boot up without any issues.\n>\n>Changes in v1:\n>\n>This patch series adds support for the NXP i.MX8MM EVK (Evaluation Kit)\n>board to QEMU, enabling emulation of this ARM Cortex-A53 based development\n>platform.\n>\n>The series includes:\n>\n>1. Core peripheral support (CCM clock controller, Analog module)\n>2. GPT(General Purpose Timer) and WDT(Watchdog Timer) Emulation support\n>3. GPIO,I2C,SPI,USDHC and USB Emulation support\n>4. PCIe and ENET Controller Emulation support\n>5. Documentation and functional test included\n>\n>Key features ported:\n>- Basic boot support with Linux\n>- UART console for serial communication\n>- Interrupt handling\n>- Clock and power management infrastructure\n>\n>Testing:\n>- Linux kernel boots to console\n>\n>Reviewed-by: Bernhard Beschow <shentey@gmail.com>\n>Signed-off-by: Gaurav Sharma <gaurav.sharma_7@nxp.com> \n>\n>\n>Gaurav Sharma (15):\n>  hw/arm: Add the i.MX 8MM EVK(Evaluation Kit) board\n>  hw/misc/imx8mp_analog: Add property to analog device\n>  hw/arm/fsl-imx8mm: Add Analog device IP to iMX8MM SOC\n>  hw/arm/fsl-imx8mm: Add Clock Control Module IP to iMX8MM\n>  hw/arm/fsl-imx8mm: Implemented support for SNVS\n>  hw/arm/fsl-imx8mm: Adding support for USDHC storage controllers\n>  hw/arm/fsl-imx8mm: Add PCIe support\n>  hw/arm/fsl-imx8mm: Add GPIO controllers\n>  hw/arm/fsl-imx8mm: Adding support for I2C emulation\n>  hw/arm/fsl-imx8mm: Adding support for SPI controller\n>  hw/arm/fsl-imx8mm: Adding support for Watchdog Timers\n>  hw/arm/fsl-imx8mm: Adding support for General Purpose Timers\n>  hw/arm/fsl-imx8mm: Adding support for ENET ethernet controller\n>  hw/arm/fsl-imx8mm: Adding support for USB controller\n>  hw/arm/fsl-imx8mm: Adding functional testing of iMX8MM emulation\n>\n> MAINTAINERS                                 |  10 +\n> docs/system/arm/imx8mp-evk.rst              |  33 +-\n> docs/system/target-arm.rst                  |   1 +\n> hw/arm/Kconfig                              |  24 +\n> hw/arm/fsl-imx8mm.c                         | 704 ++++++++++++++++++++\n> hw/arm/imx8mm-evk.c                         | 130 ++++\n> hw/arm/meson.build                          |   2 +\n> hw/misc/imx8mp_analog.c                     |  12 +-\n> hw/timer/imx_gpt.c                          |  26 +\n> include/hw/arm/fsl-imx8mm.h                 | 242 +++++++\n> include/hw/misc/imx8mp_analog.h             |   3 +\n> include/hw/timer/imx_gpt.h                  |   2 +\n> tests/functional/aarch64/meson.build        |   2 +\n> tests/functional/aarch64/test_imx8mm_evk.py |  67 ++\n> 14 files changed, 1251 insertions(+), 7 deletions(-)\n> create mode 100644 hw/arm/fsl-imx8mm.c\n> create mode 100644 hw/arm/imx8mm-evk.c\n> create mode 100644 include/hw/arm/fsl-imx8mm.h\n> create mode 100755 tests/functional/aarch64/test_imx8mm_evk.py\n>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=Lz2njnW2;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fw4S40hjvz1xtJ\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 23:12:04 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCdYR-0006Ob-IX; Tue, 14 Apr 2026 09:11:47 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1wCdYO-0006OB-SX\n for qemu-devel@nongnu.org; Tue, 14 Apr 2026 09:11:46 -0400","from mail-wm1-x335.google.com ([2a00:1450:4864:20::335])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <shentey@gmail.com>) id 1wCdYN-0005d6-78\n for qemu-devel@nongnu.org; Tue, 14 Apr 2026 09:11:44 -0400","by mail-wm1-x335.google.com with SMTP id\n 5b1f17b1804b1-488d2079582so50624365e9.2\n for <qemu-devel@nongnu.org>; Tue, 14 Apr 2026 06:11:42 -0700 (PDT)","from ehlo.thunderbird.net\n (p200300faaf1c6100004fcff454cbdf8f.dip0.t-ipconnect.de.\n [2003:fa:af1c:6100:4f:cff4:54cb:df8f])\n by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43d762decf6sm29695585f8f.8.2026.04.14.06.11.39\n (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);\n Tue, 14 Apr 2026 06:11:40 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1776172301; x=1776777101; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:message-id:references\n :in-reply-to:subject:cc:to:from:date:from:to:cc:subject:date\n :message-id:reply-to;\n bh=Qcx+Vf7JRe6MxL+PiQzcxxKPVeUUmreyhh2uqlASiBg=;\n b=Lz2njnW2oS2aJ64hWHyqnycKAJUGWdXdHqnWMjAuT5xJH2NnfZKT24R90LNy7XWZCM\n sdPPy7d2ryLVua9YHYNOWhn8IIzp9co0bDnXYYcvbnkVJ/wndfaTqS+AG+uVj+f/5kLT\n TMicoHuRmJENWG6pZqlOP+z91ye0kFM3rS7Gy5d3qsjwzNCLsv6pMOvCOhLcjhlyYxca\n UW4fpayHR+nfkDtMDGb3KeuzvjSf3xHO0/YEnjCOwtpUyeBYpQwEknKe8ur3frq2m596\n KLRoS4qZPkCE6Fk2wM0pK6q4Z1K+1MEIf4+z7AaeEbWWClYacYDLR/R5zcr9hjSINDvP\n FWpg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776172301; x=1776777101;\n h=content-transfer-encoding:mime-version:message-id:references\n :in-reply-to:subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=Qcx+Vf7JRe6MxL+PiQzcxxKPVeUUmreyhh2uqlASiBg=;\n b=T2BjwViS2uQMsRSYS2WiR7l3KvgnQa/1VZN29AUMUU5sVGjHyfHof4v6FPxFO/r07V\n lvt2jXsyHT5DQzDmb47FJFkdU/5DWtoi47OTrZKHkIfgD9z4M0uREY8uA8+4NF9eXvxO\n w9jpEmmpZMN/yIcS8mq0AfUHZ1jFlgqShRNFu40aAKdVzvc76r+AGNwIQlYVKpZPbXf2\n lD8jE0OAW5ouGexh9e8Vj78ZlAjED7VzAYE2dGV/6DCYvjOnN0lIDgczfbpIxo4Z39ng\n ST0SlMbu8T8ZiKUPBLxia61CBUp9xrUWMDXRoHbwVCk1/o7BAkx0XvUoRBLn5deDDgdn\n tE5Q==","X-Forwarded-Encrypted":"i=1;\n AFNElJ/rQ9/qyU7wk74psR+WJxHJFO5UYdMVAlfOlBhlWbZiwLirmPICxFBw/eOUPcrGmrxZHdJfXx+nyTkt@nongnu.org","X-Gm-Message-State":"AOJu0YwK1PIM+H/eMBOzsfiRiOHhdIY546SSY8YShLKvagEKpxeS9jS6\n vDU784dwGpPrwQP42hHYn/f+0MeWpnr/MIw7xzG6aTv/1z+GBSRgdLAI","X-Gm-Gg":"AeBDievlvLIbyH24fz4RQOq/66jUTNbl9/PJkBN7TL9CMTvos0a5j8++g8pQ0sCRkF/\n oBjuzkQb+bGKkDJVDflIWt7/uoynv/WGFxRzXrxkOBIYoe+j7fhHg/9Ap1/N0qUwBcr6TrEjkqt\n 9T4pHlh7W3y0wRBWgN2IHJ9h1qjcdAw2rN+rxalUjk151yU3nQG5c8VHO2NyO812K7juMQkEGqr\n bv6gINXlhDwpfzQkK2heh2b4YYHAIKeUWH90nzNKGK5UXs2yCOouvu05TEDpNb4JPCRKGW3dLbM\n lqo/T5In/7fuK4qGYS9AmVvicswVil5JwqyxIX2hJ1r9m2+HpIMhUA/0d3ajTMHclIp2SGcgZYC\n VJZgN+ny3paTyNhvxY7fHadN8LmldknZ/fpcLHsAqmjOvA9fwh/JyiopPINyWxAl5eG6oapRDDZ\n 4PNZXuHS4qTCOUw++qg0F1aiMh7OAy9oSBdJQr8IfQ/op/+qniE6GFsDY7PRh+s+o8zgXwfGh5v\n CmlauUBkZDkmePbyU8j","X-Received":"by 2002:a05:600c:c117:b0:487:4eb:d125 with SMTP id\n 5b1f17b1804b1-488d67e370bmr164153255e9.9.1776172300717;\n Tue, 14 Apr 2026 06:11:40 -0700 (PDT)","Date":"Tue, 14 Apr 2026 13:11:38 +0000","From":"Bernhard Beschow <shentey@gmail.com>","To":"Gaurav Sharma <gaurav.sharma_7@nxp.com>, qemu-devel@nongnu.org","CC":"pbonzini@redhat.com, peter.maydell@linaro.org","Subject":"Re: [PATCHv5 00/15] Adding comprehensive support for i.MX8MM EVK\n board","In-Reply-To":"<20260414053715.1378021-1-gaurav.sharma_7@nxp.com>","References":"<20260414053715.1378021-1-gaurav.sharma_7@nxp.com>","Message-ID":"<5D98050B-ADB5-4481-80BA-88F07EC88876@gmail.com>","MIME-Version":"1.0","Content-Type":"text/plain;\n charset=utf-8","Content-Transfer-Encoding":"quoted-printable","Received-SPF":"pass client-ip=2a00:1450:4864:20::335;\n envelope-from=shentey@gmail.com; helo=mail-wm1-x335.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}},{"id":3677260,"web_url":"http://patchwork.ozlabs.org/comment/3677260/","msgid":"<AM0PR04MB4370EB0B894B793A65E4E76C87252@AM0PR04MB4370.eurprd04.prod.outlook.com>","list_archive_url":null,"date":"2026-04-14T15:18:31","subject":"RE: [EXT] Re: [PATCHv5 00/15] Adding comprehensive support for\n i.MX8MM EVK board","submitter":{"id":92057,"url":"http://patchwork.ozlabs.org/api/people/92057/","name":"Gaurav Sharma","email":"gaurav.sharma_7@nxp.com"},"content":"> -----Original Message-----\n> From: Bernhard Beschow <shentey@gmail.com>\n> Sent: 14 April 2026 18:26\n> To: Gaurav Sharma <gaurav.sharma_7@nxp.com>; qemu-devel@nongnu.org\n> Cc: pbonzini@redhat.com; peter.maydell@linaro.org\n> Subject: [EXT] Re: [PATCHv5 00/15] Adding comprehensive support for\n> i.MX8MM EVK board\n> \n> Caution: This is an external email. Please take care when clicking links or\n> opening attachments. When in doubt, report the message using the 'Report\n> this email' button\n> \n> \n> Am 14. April 2026 05:37:00 UTC schrieb Gaurav Sharma\n> <gaurav.sharma_7@nxp.com>:\n> >Changes in v5:\n> >- Fixed SoC object reference counting by using object_new_with_props()\n> >  instead of object_new() + object_property_add_child()\n> >- Merged imx8mm-evk.rst documentation into imx8mp-evk.rst to avoid\n> >  duplication and updated the title accordingly\n> >- Added on-chip RAM (OCRAM) support to match iMX8MP dev\n> \n> Checkpatch raises several errors (you may ignore its warnings). Reproduce in\n> the QEMU root src dir with the following command:\n> \n>   ./scripts/checkpatch.pl --branch origin/master..\n> \n> Best regards,\n> Bernhard\n> \n\nGot it. will send an updated series after fixing these.\n\n> >\n> >Changes in v4:\n> >- Update Maintainers file\n> >- Re-used iMX8MP CCM and Analog IP for iMX8MM by introducing a variant\n> >  specific property\n> >- Split up the patch that enabled CCM and Analog in the previous\n> >  revision. Now we have 3 patches to enable CCM and Analog in iMX8MM\n> >- Updated copyrights\n> >- Removed '|| KVM' from hw/arm/Kconfig to prevent 'make check' failures\n> >\n> >Changes in v3:\n> >- Minor documentation change - Added KVM Acceleration section in\n> >docs/system/arm/imx8mm-evk.rst\n> >\n> >Changes in v2:\n> >- Fixed the DTB offset in functional testing script test_imx8mm_evk.py\n> >  and preserved alphabetical order of machine names in\n> >tests/functional/aarch64/meson.build\n> >- Fixed a typo and updated the documentation\n> >- Modified structures type to static const in fsl-imx8mm.c wherever\n> >  applicable.\n> >- Added CSI and DSI nodes to the nodes_to_remove list in imx8mm-evk.c.\n> >This\n> >  is needed because the default DTB in the iMX LF BSP images have CSI\n> >  and DSI enabled. Developers/Hobbyists using these BSP images will\n> >  observe CSI and DSI crash logs on the console since these are\n> unimplemented.\n> >  With this change, both debian and iMX LF images will boot up without any\n> issues.\n> >\n> >Changes in v1:\n> >\n> >This patch series adds support for the NXP i.MX8MM EVK (Evaluation Kit)\n> >board to QEMU, enabling emulation of this ARM Cortex-A53 based\n> >development platform.\n> >\n> >The series includes:\n> >\n> >1. Core peripheral support (CCM clock controller, Analog module) 2.\n> >GPT(General Purpose Timer) and WDT(Watchdog Timer) Emulation support\n> 3.\n> >GPIO,I2C,SPI,USDHC and USB Emulation support 4. PCIe and ENET\n> >Controller Emulation support 5. Documentation and functional test\n> >included\n> >\n> >Key features ported:\n> >- Basic boot support with Linux\n> >- UART console for serial communication\n> >- Interrupt handling\n> >- Clock and power management infrastructure\n> >\n> >Testing:\n> >- Linux kernel boots to console\n> >\n> >Reviewed-by: Bernhard Beschow <shentey@gmail.com>\n> >Signed-off-by: Gaurav Sharma <gaurav.sharma_7@nxp.com>\n> >\n> >\n> >Gaurav Sharma (15):\n> >  hw/arm: Add the i.MX 8MM EVK(Evaluation Kit) board\n> >  hw/misc/imx8mp_analog: Add property to analog device\n> >  hw/arm/fsl-imx8mm: Add Analog device IP to iMX8MM SOC\n> >  hw/arm/fsl-imx8mm: Add Clock Control Module IP to iMX8MM\n> >  hw/arm/fsl-imx8mm: Implemented support for SNVS\n> >  hw/arm/fsl-imx8mm: Adding support for USDHC storage controllers\n> >  hw/arm/fsl-imx8mm: Add PCIe support\n> >  hw/arm/fsl-imx8mm: Add GPIO controllers\n> >  hw/arm/fsl-imx8mm: Adding support for I2C emulation\n> >  hw/arm/fsl-imx8mm: Adding support for SPI controller\n> >  hw/arm/fsl-imx8mm: Adding support for Watchdog Timers\n> >  hw/arm/fsl-imx8mm: Adding support for General Purpose Timers\n> >  hw/arm/fsl-imx8mm: Adding support for ENET ethernet controller\n> >  hw/arm/fsl-imx8mm: Adding support for USB controller\n> >  hw/arm/fsl-imx8mm: Adding functional testing of iMX8MM emulation\n> >\n> > MAINTAINERS                                 |  10 +\n> > docs/system/arm/imx8mp-evk.rst              |  33 +-\n> > docs/system/target-arm.rst                  |   1 +\n> > hw/arm/Kconfig                              |  24 +\n> > hw/arm/fsl-imx8mm.c                         | 704 ++++++++++++++++++++\n> > hw/arm/imx8mm-evk.c                         | 130 ++++\n> > hw/arm/meson.build                          |   2 +\n> > hw/misc/imx8mp_analog.c                     |  12 +-\n> > hw/timer/imx_gpt.c                          |  26 +\n> > include/hw/arm/fsl-imx8mm.h                 | 242 +++++++\n> > include/hw/misc/imx8mp_analog.h             |   3 +\n> > include/hw/timer/imx_gpt.h                  |   2 +\n> > tests/functional/aarch64/meson.build        |   2 +\n> > tests/functional/aarch64/test_imx8mm_evk.py |  67 ++\n> > 14 files changed, 1251 insertions(+), 7 deletions(-) create mode\n> > 100644 hw/arm/fsl-imx8mm.c create mode 100644 hw/arm/imx8mm-\n> evk.c\n> > create mode 100644 include/hw/arm/fsl-imx8mm.h create mode 100755\n> > tests/functional/aarch64/test_imx8mm_evk.py\n> >","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=nxp.com header.i=@nxp.com header.a=rsa-sha256\n header.s=selector1 header.b=FDlwzykw;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nxp.com;"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fw7PD1rsTz1y2d\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 15 Apr 2026 01:24:46 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCfcI-0004lw-9i; Tue, 14 Apr 2026 11:23:54 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <gaurav.sharma_7@nxp.com>)\n id 1wCfcB-0004li-Mc\n for qemu-devel@nongnu.org; Tue, 14 Apr 2026 11:23:48 -0400","from mail-northeuropeazon11010032.outbound.protection.outlook.com\n ([52.101.84.32] helo=DB3PR0202CU003.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <gaurav.sharma_7@nxp.com>)\n id 1wCfc2-0006wM-HT\n for qemu-devel@nongnu.org; Tue, 14 Apr 2026 11:23:40 -0400","from AM0PR04MB4370.eurprd04.prod.outlook.com (2603:10a6:208:6e::32)\n by AS8PR04MB8689.eurprd04.prod.outlook.com (2603:10a6:20b:428::19)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.48; Tue, 14 Apr\n 2026 15:18:31 +0000","from AM0PR04MB4370.eurprd04.prod.outlook.com\n ([fe80::fe3b:fb2c:9dfc:9b]) by AM0PR04MB4370.eurprd04.prod.outlook.com\n ([fe80::fe3b:fb2c:9dfc:9b%6]) with mapi id 15.20.9745.035; Tue, 14 Apr 2026\n 15:18:31 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=CgiltKKLpcOwV15bMxIDOCNAz7xCw33Lt1OIR0RFYhifDGNsCsW/xMTmLLCAsk1bYmYfH6fymRmQHa8L1wQw/XNpsuJmk/jdycQkxqgG+VL6ekWVFCqjD20D/UDH/tICOSlaICCMBXm2e8FVK3hMsOp4SYaC3PsavWTEfG+u7+jBvb6Od77vw4KM9HDfiVPhHoWbxeQ5AJbWs+R9dY9Mu5juHmgSxhzJOS7cxOSSIOBCMxUzhO/SkCd+u0vHF4lG1exlFgGs89oWi1eB4lBtJoHokJj48tmo3SILZuiFuAqh9P7b019gkyYuZKbuUfnUg717DHJ+8ir4Z3u+qj96eA==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=lJ4o3pzrRYHn3UQJlIiyWGfQo+HT6/5ZYTpjTyt0Q5o=;\n b=qpHT9i6O38OG9p1qM31TY31ekTQl92E+y3LCdiS++4nekBPfFxQ8HDVYbUdRPfb46kBFGiTLA0S7SldE3XCyGz/wx536ud2KFZGOM2X8cLijIOufpPxax0qPwg2dO2Zh4dlqDJbcJeUBuu/yjlnhV5Dz0Uni8tRn7W3tOh+W6BtHFOMhYZUojbcSuAhtMmcpaO9GJ8lMmW0zsslyt4NDgN6xcHozm7kWV5C0ZePTreOqHuoBIKh+Eip92GCvJx//wz8U3ksWpl01q3P6RHd5zueBEPohzZGbQbGeNAoXyYo2y12xvY8z0bi4uGxya7O0siznaH0z9mN46YYuuxkx+Q==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass\n header.d=nxp.com; arc=none","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=lJ4o3pzrRYHn3UQJlIiyWGfQo+HT6/5ZYTpjTyt0Q5o=;\n b=FDlwzykwWiB7mC/e3vTMMUjyQ3LNf+kj6fdSAhrITyvjmcOJ/+9fTQ2pZEE+WJ36EttyzbT28VuIgFn9HTjy2kDazi0ygusILANwLHHfWWoJs0Y0DMir0TrCbJjUf2d4ZtzD0JvEODgpFNBZt9UWMHruAXORaPHRd/8SDWeyTYcTwydmW0L2S4vjcAphDdjPuKR36jGA0qvYr9y7a0mn2Rl6FZYhD3RGap78z/3sxMmKWiFab+g3FlT5AY9yiP7TGeGTedearoI01iJ6B5Th04T8qiaDjdruuRZ/pwUn2upiGJRmTJAT4qrYali6lNccNLefHHYlKKsA7nwnsyo6dA==","From":"Gaurav Sharma <gaurav.sharma_7@nxp.com>","To":"Bernhard Beschow <shentey@gmail.com>, \"qemu-devel@nongnu.org\"\n <qemu-devel@nongnu.org>","CC":"\"pbonzini@redhat.com\" <pbonzini@redhat.com>, \"peter.maydell@linaro.org\"\n <peter.maydell@linaro.org>","Subject":"RE: [EXT] Re: [PATCHv5 00/15] Adding comprehensive support for\n i.MX8MM EVK board","Thread-Topic":"[EXT] Re: [PATCHv5 00/15] Adding comprehensive support for\n i.MX8MM EVK board","Thread-Index":"AQHcy9DECnqlUULt7Eqeq4Yd2OeY07XehHqAgAAnPhA=","Date":"Tue, 14 Apr 2026 15:18:31 +0000","Message-ID":"\n <AM0PR04MB4370EB0B894B793A65E4E76C87252@AM0PR04MB4370.eurprd04.prod.outlook.com>","References":"<20260414053715.1378021-1-gaurav.sharma_7@nxp.com>\n <D3770294-A42E-4D24-8BF6-1E2B554DCF04@gmail.com>","In-Reply-To":"<D3770294-A42E-4D24-8BF6-1E2B554DCF04@gmail.com>","Accept-Language":"en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=nxp.com header.i=@nxp.com header.a=rsa-sha256\n header.s=selector1 header.b=FDlwzykw;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nxp.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"AM0PR04MB4370:EE_|AS8PR04MB8689:EE_","x-ms-office365-filtering-correlation-id":"adafcdfb-b3ee-4fd8-da98-08de9a3916c0","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"BCL:0;\n ARA:13230040|1800799024|366016|376014|19092799006|18002099003|56012099003|22082099003|38070700021;","x-microsoft-antispam-message-info":"\n JlJPEOz9BAckbDGTM+jsTx1HX4nRb9Qfk1rhPmVjKsRy0x7VLoD1eSkL17dUKJ+J3Y1iXX0Y4v8TQXpH6w4qIy0om7Iz2x1NXyLZ3fm7TIUJ9XqZq4TclqriPoHCmSdjdxKhKo0uHE5R1HOAtwB2LVkXqNlfKHsMxPg09YtxgJtucpmhFGTPx+vnUHHLe7s9r+SpG6XgjX36FEg0dZKxV3E+AFCCqQBbpEdGTgx2RHNaxdWQpzXKbO8bhZrKeByUSdIc/lAxID/0c14v2I8feEYoawrQUYjFXVICjMHyJFaHdGvOg5qOMywbUggKYpXunAiBybh694eMs1vkedBcZjOou08OdS45hQpcXll6Og2socqp8bG98036acQFYH5YWnIW03RxVPq6pRXa+6W7THgl/nj6+F4+YgQ+YtQpu2DTzuUww97UKSt2xYJO7iIYxyMyfhH148sD4VUByrsBXQif2ZLRqybl9CVz/cYhCkCbY5Q5S3TEgJh1YzaapfbVD3r/9ZVWoou7oTVvSCSfZ2vzLovSd5p18EfOANhVBqI0aju6x+lXYKckvvFkEA34f+LoTHnyBtdRkhMUyXWX0MwTik9jtJMgGDY3dn4W4gmuXGPfuQ96YuAMm94MppRXY66qQiZwIJY5wyoVSwUToWRIeBi1s9wtrc9R/SMjV0rEiG3/EW1eALqVvRWsGuZ+QuKQTSS7jOeydg7srLsO61rUIaFrfASa/E5Cd4+mOlEibX8dw1XWcErrPc6zGxGuK6BYvGy9283rfNRI644KknaJtwFuXYiivObkcVqpST4=","x-forefront-antispam-report":"CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:AM0PR04MB4370.eurprd04.prod.outlook.com; PTR:; CAT:NONE;\n SFS:(13230040)(1800799024)(366016)(376014)(19092799006)(18002099003)(56012099003)(22082099003)(38070700021);\n DIR:OUT; SFP:1101;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"=?utf-8?q?1uL0n1/YIdIPq6VdmI2ZtP1gixk1?=\n\t=?utf-8?q?sySs2KNeAcOZDxxPmtsradZmgpjz5aruIESD8KhO0UWrwmKZwSppuSCaMWNRil5YM?=\n\t=?utf-8?q?AGm4vb7saA98JT1b67y44VbyX51XUCRZwZSkHAC3i+3awESk6YeumL2s1W6bi+Qcj?=\n\t=?utf-8?q?yj35WkNtOKfEQmomQ2UpXOtTOoIoANiXuM1wJDbYwstBgSfryiH3dI19AuwgtsRMm?=\n\t=?utf-8?q?f2wg1dedd6mNgcSe1LkZQNVb9AvE4n+6Mt8VjBNUEvT0cMIusYoD/VVQo4Y1uJPEw?=\n\t=?utf-8?q?d0IGHriBvAaO0b+pIh8QlWw2svIeyb7kbbfDVGXPVNQZVCGLp8oaYvWh8QamBUCAg?=\n\t=?utf-8?q?iWDX8b+1eeBM73DSACinHBXLSDEYAAfcKAc+CECoP8CCN1us+ruifEfL4pixXErYG?=\n\t=?utf-8?q?GNJjbKofStNpF68EUzpO6x9u/CXxUR/+avXTHOoIx/5dwLRFhXvsLN2ErJfj9j+G1?=\n\t=?utf-8?q?15FK6FUehK60oHn/ver+IH2zvOX2+PShkTI52zllit0ZpeOgLEBXOvHebfYwn5fmA?=\n\t=?utf-8?q?Sc30xEWUMx8//U74XFRYQCy8KN1LDmsy1NbrFmy166qSJhB8q296+lRzTuYwFWgua?=\n\t=?utf-8?q?WK4TSu6na9Fujzoh1iE2j07r0rzqBjqF+GY7J3jm4GPOZ4SUr3G8Au8MHN0ez7zl7?=\n\t=?utf-8?q?V7LuTKUqgT/r5BML+t5xwut4XV0fqeMjuj4ZWexOJXDtvc2/lK1iwV36tqxx3GUor?=\n\t=?utf-8?q?prhIQWQDDpp4h+FhgS2uio4nC4J6N5YnB89cQYW8Cg3ZLKL1YAvg/1ktgoA7VGnZz?=\n\t=?utf-8?q?4LQkHaViv0cialugrZF5QN3Nx2mUoM1Asi1kX8IxuPWyJqyGQqLD1C3oEnOhhZ1Lp?=\n\t=?utf-8?q?jg3R9yf1NX8XHRCUJior+vXAssvMdZd/C32Cyigm4r6ba8W4QEsTc6assnXDr7l6V?=\n\t=?utf-8?q?AWd/jt/YqElLSbKDHlsTPV3NqijXGUfpmJSXhmRSEBCDylwJCOQas/d3LcGkLXyhx?=\n\t=?utf-8?q?lOQQ//4bDZ9jc7WxR27hD4GwV3+jq9tPTW1NOsxoQs9Y0MM9HYFlGkwRGM3USnRmV?=\n\t=?utf-8?q?Hj4JVl2T5vJ4qr/VMS1T3revI06N0XISpFiWmfp4E1tbFOd0rxAcguYC71iwUiV86?=\n\t=?utf-8?q?rPsDbHWKvHZPlP1x40j1AHXHJqzPQ0aQDJy7rOCov/0q0RagCs/3lWTKrXLVh2xHp?=\n\t=?utf-8?q?I3uAIitLNBpt0AL1QlXrGlZCmUJFwOX0NhsVll7vBeppgVz4SSa82jtEwFiu5PVGP?=\n\t=?utf-8?q?Lrhb7lBdHprxk5tZxJFM0FqKSx+k5q7Iyoe1xsvR9MaG0U/xgclyPgfXGbUsXwLVk?=\n\t=?utf-8?q?zrHAsgHmJ/mOv6XShWbe/iMi4CXnPiNFuPM/4v2RP989mOny77mE65NAV02isxMXq?=\n\t=?utf-8?q?4HF2cDkx8XwpVJjV0nPoRM7Ct9DlqdOHeWSOvOQfXX3Mid7g5UYVYvHkd8IvDFzf+?=\n\t=?utf-8?q?5Dca4R9G67V2+/YX1RvhXj50AvgVQpiR+rRHYm6n5Yp7N3j93UlVRdyAyyjfe/kGO?=\n\t=?utf-8?q?kXBW/IiXE6pWa8PhD+cnC2vBMlOxZGD2hvEaofUAGFzCzmKBEcMDnUfJ+bRDFhEEk?=\n\t=?utf-8?q?YN2uHOT3R2CyojTB3YfLEUfYLohUDBjkBN6HDW6SP/lqJKQH5Y0QOHl7hObvwwnqf?=\n\t=?utf-8?q?lANGHAnGZSF1r/dOxynur7VljQHp1IJB/+EekKhvkU0hzBf9FnFgYRNCD0AR3zUao?=\n\t=?utf-8?q?dfsovH5nGRnL5rKyxYC7QvoiF/PSU3qg=3D=3D?=","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","MIME-Version":"1.0","X-OriginatorOrg":"nxp.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"AM0PR04MB4370.eurprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n adafcdfb-b3ee-4fd8-da98-08de9a3916c0","X-MS-Exchange-CrossTenant-originalarrivaltime":"14 Apr 2026 15:18:31.8610 (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"686ea1d3-bc2b-4c6f-a92c-d99c5c301635","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n t1zEIB1t5ttKLNy6Pu3GkuIiLU62xI60vEMJRYcGDHHpV/SbAxTMHtFtQXgxLzNCAUno6FJZ7FHw9C1vRf/A7A==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"AS8PR04MB8689","Received-SPF":"pass client-ip=52.101.84.32;\n envelope-from=gaurav.sharma_7@nxp.com;\n helo=DB3PR0202CU003.outbound.protection.outlook.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_MSPIKE_H2=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_PASS=-0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"}}]