[{"id":3673926,"web_url":"http://patchwork.ozlabs.org/comment/3673926/","msgid":"<20260406192312.0f7a2760@kernel.org>","list_archive_url":null,"date":"2026-04-07T02:23:12","subject":"Re: [Intel-wired-lan] [PATCH v5 net-next 0/8] dpll/ice: Add TXC\n DPLL type and full TX reference clock control for E825","submitter":{"id":77159,"url":"http://patchwork.ozlabs.org/api/people/77159/","name":"Jakub Kicinski","email":"kuba@kernel.org"},"content":"On Fri,  3 Apr 2026 01:06:18 +0200 Grzegorz Nitka wrote:\n> This series adds TX reference clock support for E825 devices and exposes\n> TX clock selection and synchronization status via the Linux DPLL\n> subsystem.\n> E825 hardware contains a dedicated Tx clock (TXC) domain that is\n> distinct\n> from PPS and EEC. TX reference clock selection is device‑wide, shared\n> across ports, and mediated by firmware as part of the link bring‑up\n> process. As a result, TX clock selection intent may differ from the\n> effective hardware configuration, and software must verify the outcome\n> after link‑up.\n> To support this, the series introduces TXC support incrementally across\n> the DPLL core and the ice driver:\n> \n> - add a new DPLL type (TXC) to represent transmit clock generators;\n\nI'm not grasping why this is needed, isn't it part of any EEC system\nthat the DPLL can drive the TXC? Is your system going to expose multiple\nDPLLs now for one NIC?\n\n> - relax DPLL pin registration rules for firmware‑described shared pins\n>   and extend pin notifications with a source identifier;\n> - allow dynamic state control of SyncE reference pins where hardware\n>   supports it;\n> - add CPI infrastructure for PHY‑side TX clock control on E825C;\n> - introduce a TXC DPLL device and TX reference clock pins (EXT_EREF0 and\n>   SYNCE) in the ice driver;\n> - extend the Restart Auto‑Negotiation command to carry a TX reference\n>   clock index;\n> - implement hardware‑backed TX reference clock switching, post‑link\n> - verification, and TX synchronization reporting.\n> \n> TXCLK pins report TX reference topology only. Actual synchronization\n> success is reported via the TXC DPLL lock status, which is updated after\n> hardware verification: external Tx references report LOCKED, while the\n> internal ENET/TXCO source reports UNLOCKED.\n> This provides reliable TX reference selection and observability on E825\n> devices using standard DPLL interfaces, without conflating user intent\n> with effective hardware behavior.","headers":{"Return-Path":"<intel-wired-lan-bounces@osuosl.org>","X-Original-To":["incoming@patchwork.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Delivered-To":["patchwork-incoming@legolas.ozlabs.org","intel-wired-lan@lists.osuosl.org"],"Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=osuosl.org header.i=@osuosl.org header.a=rsa-sha256\n header.s=default header.b=1OiwEHRy;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=osuosl.org\n (client-ip=140.211.166.136; helo=smtp3.osuosl.org;\n envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from smtp3.osuosl.org (smtp3.osuosl.org [140.211.166.136])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqVNr5k5Bz1yD3\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 07 Apr 2026 12:23:22 +1000 (AEST)","from localhost (localhost [127.0.0.1])\n\tby smtp3.osuosl.org (Postfix) with ESMTP id 4671160A9B;\n\tTue,  7 Apr 2026 02:23:20 +0000 (UTC)","from smtp3.osuosl.org ([127.0.0.1])\n by localhost (smtp3.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id sif-ITh0MXRf; Tue,  7 Apr 2026 02:23:19 +0000 (UTC)","from lists1.osuosl.org (lists1.osuosl.org [140.211.166.142])\n\tby smtp3.osuosl.org (Postfix) with ESMTP id 133E060909;\n\tTue,  7 Apr 2026 02:23:19 +0000 (UTC)","from smtp2.osuosl.org (smtp2.osuosl.org [IPv6:2605:bc80:3010::133])\n by lists1.osuosl.org (Postfix) with ESMTP id 126912EF\n for <intel-wired-lan@lists.osuosl.org>; Tue,  7 Apr 2026 02:23:17 +0000 (UTC)","from localhost (localhost [127.0.0.1])\n by smtp2.osuosl.org (Postfix) with ESMTP id EFF46400E3\n for <intel-wired-lan@lists.osuosl.org>; Tue,  7 Apr 2026 02:23:16 +0000 (UTC)","from smtp2.osuosl.org ([127.0.0.1])\n by localhost (smtp2.osuosl.org [127.0.0.1]) (amavis, port 10024) with ESMTP\n id fCoOmWRgtzYX for <intel-wired-lan@lists.osuosl.org>;\n Tue,  7 Apr 2026 02:23:15 +0000 (UTC)","from sea.source.kernel.org (sea.source.kernel.org\n [IPv6:2600:3c0a:e001:78e:0:1991:8:25])\n by smtp2.osuosl.org (Postfix) with ESMTPS id B045D400D1\n for <intel-wired-lan@lists.osuosl.org>; Tue,  7 Apr 2026 02:23:15 +0000 (UTC)","from smtp.kernel.org (transwarp.subspace.kernel.org [100.75.92.58])\n by sea.source.kernel.org (Postfix) with ESMTP id 9461B43BD7;\n Tue,  7 Apr 2026 02:23:14 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id 94A46C4CEF7;\n Tue,  7 Apr 2026 02:23:13 +0000 (UTC)"],"X-Virus-Scanned":["amavis at osuosl.org","amavis at osuosl.org"],"X-Comment":"SPF check N/A for local connections - client-ip=140.211.166.142;\n helo=lists1.osuosl.org; envelope-from=intel-wired-lan-bounces@osuosl.org;\n receiver=<UNKNOWN> ","DKIM-Filter":["OpenDKIM Filter v2.11.0 smtp3.osuosl.org 133E060909","OpenDKIM Filter v2.11.0 smtp2.osuosl.org B045D400D1"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=osuosl.org;\n\ts=default; t=1775528599;\n\tbh=ibrI7+azMWb+UHHWEWwJwR/1w4udrmPm9SwctoKdy/o=;\n\th=Date:From:To:In-Reply-To:References:Subject:List-Id:\n\t List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe:\n\t Cc:From;\n\tb=1OiwEHRymGl2uYj3Y1ILRpUeeurV2R1TtaHskykMEKmW62s6fzpVJa1/GhvDvrDrS\n\t 9vQPvW76EfKjDKE1QYjAwvLsVbRV2qwhsYKvFLXX/8z9y7S5M2j9aOqtYerjvYoRAb\n\t fx4MXdQ4mq2kmxPI7V2BE/aASFc2NOi3nMO+iAK4/Hpo93dqahQ1ZQ7TUQysQP3hkC\n\t eDfD4T9Fn+4huqK/lzUiugDGEsVKzKlwCCP1CwX/ljRuxGL/yJ0a+2fJ99I00OgiXB\n\t YmIRe1EvYAPHmYWIUcsASji5j1ptFpXAtfRmOKKFEpLivahpFkfrYSnZGLmVpgBMDi\n\t rH5k6i1rBBFlA==","Received-SPF":"Pass (mailfrom) identity=mailfrom;\n client-ip=2600:3c0a:e001:78e:0:1991:8:25; helo=sea.source.kernel.org;\n envelope-from=kuba@kernel.org; receiver=<UNKNOWN>","DMARC-Filter":"OpenDMARC Filter v1.4.2 smtp2.osuosl.org B045D400D1","Date":"Mon, 6 Apr 2026 19:23:12 -0700","From":"Jakub Kicinski <kuba@kernel.org>","To":"Grzegorz Nitka <grzegorz.nitka@intel.com>","Message-ID":"<20260406192312.0f7a2760@kernel.org>","In-Reply-To":"<20260402230626.3826719-1-grzegorz.nitka@intel.com>","References":"<20260402230626.3826719-1-grzegorz.nitka@intel.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"quoted-printable","X-Mailman-Original-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=kernel.org; s=k20201202; t=1775528594;\n bh=J3G58NtGbvUyzKFU/bUdQFTxP5xxRhZEkzXFIq5Rduc=;\n h=Date:From:To:Cc:Subject:In-Reply-To:References:From;\n b=dd8dQAQcF0Pgr/mecx4sBWjNfNCim71nTp5J6mUHfx4MMbJgGpzdZ06ftrKs0GcaR\n e5vkwdJYQTahgggjKrwUSpoiiUU7N0tA67vfupAkvOIFowI9gKSu1Kir4qaxQ2rc5s\n Hk4MzvSziczHaw5PdZgjIiF9CbdD7LCgeyKaymJpskj+eqVKr6j7c0evit3/pH6gGo\n rZ1OmuF1jyOaBbAyW7tB8BIup5AQ+p0k60zm0uuT0PXnyldxiaEoOc9gwnXRdjQ1/e\n FcZ/0sm2fz0gIx83zdOlxj2nlQr2HopHpYMonRay88uUzpt3qcj8uZNNwrcsj0WtM2\n 6Rk85JDS7vG0A==","X-Mailman-Original-Authentication-Results":["smtp2.osuosl.org;\n dmarc=pass (p=quarantine dis=none)\n header.from=kernel.org","smtp2.osuosl.org;\n dkim=pass (2048-bit key,\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=dd8dQAQc"],"Subject":"Re: [Intel-wired-lan] [PATCH v5 net-next 0/8] dpll/ice: Add TXC\n DPLL type and full TX reference clock control for E825","X-BeenThere":"intel-wired-lan@osuosl.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Intel Wired Ethernet Linux Kernel Driver Development\n <intel-wired-lan.osuosl.org>","List-Unsubscribe":"<https://lists.osuosl.org/mailman/options/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=unsubscribe>","List-Archive":"<http://lists.osuosl.org/pipermail/intel-wired-lan/>","List-Post":"<mailto:intel-wired-lan@osuosl.org>","List-Help":"<mailto:intel-wired-lan-request@osuosl.org?subject=help>","List-Subscribe":"<https://lists.osuosl.org/mailman/listinfo/intel-wired-lan>,\n <mailto:intel-wired-lan-request@osuosl.org?subject=subscribe>","Cc":"ivecera@redhat.com, vadim.fedorenko@linux.dev, jiri@resnulli.us,\n edumazet@google.com, netdev@vger.kernel.org, richardcochran@gmail.com,\n donald.hunter@gmail.com, linux-kernel@vger.kernel.org,\n arkadiusz.kubalewski@intel.com, Prathosh.Satish@microchip.com,\n andrew+netdev@lunn.ch, intel-wired-lan@lists.osuosl.org, horms@kernel.org,\n przemyslaw.kitszel@intel.com, anthony.l.nguyen@intel.com, pabeni@redhat.com,\n davem@davemloft.net","Errors-To":"intel-wired-lan-bounces@osuosl.org","Sender":"\"Intel-wired-lan\" <intel-wired-lan-bounces@osuosl.org>"}}]